NOISE, FAULT, SURGE, AND RADIO FREQUENCY INTERFERENCE TEST REPORT

FOR

Westinghouse Eagle-21™ Process Protection Upgrade System

Prepared by:

J. P. Doyle, Process Control Application

Reviewed by:

G. H. Madden, Process Control Application

C. A. Vitalbo, Process Control Application

7 & Em 8-2-88

L. E. Erin, Instrumentation and Control

Systems Licensing

Approved by:

J. B. Waclo, Manager Process Control

Application

Approved by:

D. P. Adomaitis, Manager/ Instrumentation and Control

Application Engineering

July 1988

9005110030 900508 PDR ADOCK 05000327 PDC WESTINGHOUSE POWER SYSTEMS Pittsburgh, Pennsylvania 15230

ABSTRACT

The following test report documents the Eac @ 21 projection system adverse electrical noise test program. The primary of a tive of this test program was to demonstrate that the Eagle 21th system remained operational before, during, and after the applied noise conditions. Other objectives were to demonstrate the physical independence of class non-1E and class-1E circuitry within the Eagle 21th system.

The Eagle 21^∞ system met all performance requirements specified by the acceptance criteria. The adverse noise conditions applied to the Eagle 21^∞ system are designed to exceed worst-case noise environment conditions.

ACKNOWLEDGEMENTS

The author wishes to express his appreciation to G. Madden, C. Vitalbo, R. Nero, C. Antoniak, R. Mischler, K. Patrick, L. Erin, C. Nasrallah, Dr. V. Liepa, M. Kuttner, T. Leonard, S. Iverson, and R. Domitrovic whose help was instrumental in completing the testing and writing of this report.

TABLE OF CONTENTS

Section	<u>Title</u>	Page
1	INTRODUCTION	1-1
2	EAGLE 21™ SYSTEM DESCRIPTION	2-1
2.1	Introduction	2-1
2.1.1	Replacement of Existing Process Instrumentation	2-1
2.1.2	Plant Applications	2-4
2.1.3	Design Features	2-5
2.1.3.1	Single Failure Criterion	2-5
2.1.3.2	Instrument Power Source	2-6
2.1.3.3	Channel Integrity	2-6
2.1.3.4	Channel Independence	2-6
2.1.3.5	Control and Protection System Interaction	2-7
2.2	Functional Description	2-7
2.2.1	Block Diagram	2-7
2.3	Cabinet Description	2-11
3	EAGLE 21™ SYSTEM CONFIGURATION/OPERATION	3-1
3.1	Description	
3.2	Configuration/Design Level Drawings	3-1
4	ISOLATION DEVICES PHILOSOPHY	4-1
4.1	Description	4-1
5	TEST DESCRIPTION	5-1
5.1	Noise Tests	5-1
511	Test Dutline	5-1

TABLE OF CONTENTS (Cont)

Section	<u>Title</u>	Page
5.1.2	Random Noise Test	5-3
5, 1 3	Crosstalk Noise - Chattering Relay Test	5-5
7.4.4	Military Specification Noise Test	5-5
5.1.5	Wigh Voltage Transient Noise Test	5-8
5.1.6	Static Notes Test	5-8
5.2	Fault Tests	5-12
5.2.1	Test Outline	5-12
5.2.2	Test Implementation	5-12
5.3	Surge Withstand Capability (SWC) Test	5-18
5.3.1	Test Outline	5-18
5.3.1.1	Common Mode Test	5-19
5.3.1.2	Transverse Mode Test	5-19
5.3.2	Test Implementation	5-19
5.4	Radio Frequency Interference (RFI) Susceptibility Test	5-22
5.4.1	Test Methodology	5-22
5.4.2	Test Location	5-22
5.4.3	Test Equipment	5-23
5.4.4	Test Procedure	5-23
5.4.5	Calibration Test	5-23
5.4.6	Modulation Test	5-26
5.4.7	Keying Test	5-30
6	TEST SETUP AND MONITORING	6-1
6.1	Test Setup	6-1
6.1.1	System Connections	6-1
6.1.2	Simulated Input Signals	6-1
6.1.3	Data Acquisition System	6-8
6.1.3.1	Tape Recorder	6-9
6.1.3.2	Data Logger	6-8
6.1.3.3	Strip Chart Recorder	6-12

TABLE OF CONTENTS (Cont)

Section	<u>Title</u>	Page
6.2	Test Monitoring	6-12
6.2.1	Noise Test Setup Description	6-13
6.2.2	Fault Test Setup Description	6-15
6.2.3	Surge Withstand Test Setup Description	6-15
6.2.4	Radio Frequency Interference Test Setup Description	6-19
7	ACCEPTANCE CRITERIA	7-1
7.1	Description	7-1
7.1.1	Noise Test Acceptance Criteria	7-1
7.1.2	Fault Test Acceptance Criteria	7-1
7.1.3	Surge Withstand Capability Test Acceptance Criteria	7-1
7.1.4	Radio Frequency Interference Test Acceptance	
	Criteria	7-1
8	TEST RESULTS	8-1
8.1	Noise Test Results	8-1
8.2	Fault Test Results	8-2
8.2.1	Line-to-Ground Fault	8-2
8.2.2	Line-to-Line Fault	8-3
8.2.3	Board Modifications Required	8-4
8.2.3.1	Partial Trip Output Board	8-5
8.2.3.2	Digital Contact Output Board	8-5
8.3	Surge Withstand Capability Test Results	8-5
8.3.1	Common Mode Tests	8-6
8.3.2	Transverse Mode Tests	8-7
8.3.3	Board Modifications/Retests	8-7
8.4	Radio Frequency Interference (RFI) Test Results	8-8
8.4.1	Modulation Tests	8-9
8.4.2	Keying Tests	8-10
8.4.3	Cabinet Modifications Required	8-10

TABLE OF CONTENTS (Cont)

Section	<u>Title</u>	Page
9	CONCLUSION	9-1
9.1	Noise Tests	9-1
9.2	Fault Tests	9-2
9.3	Surge Withstand Capability Tests	9-2
9.4	Radio Frequency Interference Tests	9-2
Appendix A	Partial Trip Output Board Surge	
	Withstand Capability Analysis	A-1
Appendix B	Microprocessors and I/O Boards Description	B-1
Appendix C	Test Procedures	C-1
Appendix D	Test Equipment List	D-1

LIST OF ILLUSTRATIONS

Figure	<u>Title</u>	Page
2-1	Eagle 21™ Process Protection Upgrade System Cabinet	2-2
2-2	Eagle 21m Cabinet Installation	2-3
2-3	Typical I&C System Configuration	2-4
2-4	Eagle 21™ Simplified System Block Diagram	2-8
2-5	Man-Machine Interface (MMI) Cart	2-12
2-6	Cabinet Front View	2-13
2-7	Cabinet Rear View	2-14
5-1	Noise Test Setup (Antenna Coupled) Used for Random,	
	HV Transient, Mil-N and Crosstalk Tests	5-2
5-2	Noise Test Setup (Direct Coupled) Used for Crosstalk	
	and Static Noise Tests	5-4
5-3	Random Noise Source Test Setup	5-6
5-4a	Crosstalk Noise Chattering dc Relay Test Setup	5-7
5-4b	Crosstalk Noise Chattering ac Relay Test Setup	5-7
5-5	Military Specification Noise Sources	5-9
5-6	High Voltage Transient Noise Source Test Setup	5-10
5-7	Static Noise Source Test Setup	5-11
5-8a	Ac Fault Connections	5-14
5-8b	Dc Fault Connections	5-14
5-9	Transformer Connection for the 125 Vac Fault Source	5-15
5-10	Transformer Connection for the 580 Vac Fault Source	5-16
5-11	Do Power Supply Fault Connections	5-17
5-12a	Common Mode Surge Withstand Capability Test Connection	5-20
5-12b	Transverse Mode Surge Withstand Capability	
	Test Connection	5-20
5-12c	Block Diagram of Surge Withstand Capability (SWC) Test	5-21

LIST OF ILLUSTRATIONS (Cont)

Figure	<u> Title</u>	Page
5-13	Radio Frequency Interference Equipment Test Setup	5-24
5-14	Radio Frequency Field Calibration	5-25
5-15	Block Diagram of Radio Frequency Interference	
	Calibration Tests	5-27
5-16	Cabinet Subject to Radio Frequency Field	5-28
5-17	Block Diagram of Radio Frequency Interference	
	Modulation Tests	5-29
5-18	Block Diagram of Radio Frequency Interference	
	Keying Tests	5-33
6-1	Cabinet and Field Cable Setup	6-2
6-2	Test Equipment Setup	6-3
6-3	Test Configuration Block Diagram	6-4
6-4	4-50 mA Transmitter	6-5
6-5	Wide Range Resistance Temperature Detector (RTD)	6-6
6-6	Narrow Range Resistance Temperature Detector (RTD)	6-7
6-7	10-50 mA Current Loop Output Monitoring	6-9
6-8	Trip Output Monitoring	6-10
6-9	Contact Output Monitoring	- 6-11
6-10	Noise Test Data Sheet	6-14
6-11	Fault Test Data Sheet	6-16
6-12	Surge Test Data Sheet	6-18
6-13	RFI Modulation Test Data Sheet	6-20
6-14	RFI Keying Test Data Sheet	6-21
6-15	Tape Recorder Log Sheet	6-22

LIST OF TABLES

Figure	<u>Title</u>	Page
5-1a	Line to Ground Fault Tests Performed	5-13
5-1b	Line to Line Fault Tests Performed	5-13
5-2	Keying Test Frequencies	5-31
8-1a	Random Noise Tests (Antenna Coupled)	8-11
8-1b	Ac Crosstalk Noise Tests Chattering Relays	8-12
8-1c	Dc Crosstalk Noise Tests Chattering Relays	8-13
8-1d	Military Specification Noise Source #1 Tests	
	(Antenna Coupled)	8-14
8-1e	Military Specification has se Source #2 Tests	
	(Antenna Coupled)	8-15
8-1f	High Voltage Transient Noise Tests (Antenna Coupled)	8-16
8-1g	Static Noise Tests	8-17
8-2a	Line-Ground Fault Tests	8-18
8-2b	Line-to-Line Tests	8-20
8-3	Surge Withstand Capability (SWC) Tests	8-22
8-4a	Radio Frequency Modulation Test Results (All Results	
	with Cabinet Doors Closed)	8-24
8-4b	Radio Frequency Keying Test Results (All Results with	
	Cabinet Doors Closed)	8-29

SECTION 1

This report documents the "adverse noise" test results of the Eagle 21^{∞} Process Protection System.

The Eagle 21™ is a microprocessor-based functional replacement for the analog process protection equipment originally installed in a nuclear power generating plant.

The testing of the Eagle 21™ equipment was performed to demonstrate system operability before, during, and after the "adverse noise" conditions were applied. These adverse noise conditions are separated into four catagories:

- o Noise Interference
- o Fault Isolation
- o Surge Withstand Capability (SWC)
- o Radio Frequency Interference (RFI)

A description of the tests, acceptance criteria, and test results of the Eagle 21° in these adverse noise environments are contained in this report.

The Radio Frequency Interference tests were performed in an anechoic chamber $\begin{bmatrix} & & & \\ & & \\ & & \end{bmatrix}_{\text{C}}, \text{ with the balance of the tests} \\ \text{performed at the Westinghouse Instrumentation Technology Training Center} \\ \text{(1TTC) located in Monroeville, Pennsylvania. These tests were performed during a three-month period from December 1987 through February 1988.} \\ \end{bmatrix}$

SECTION 2 EAGLE 21" SYSTEM DESCRIPTION

2.1 INTRODUCTION

The Westinghouse Eagle 21^M Process Protection Upgrade System is a qualified, microprocessor-based functional replacement for the analog process protection equipment originally installed in a nuclear power generating plant. the modular design of the Eagle 21^M hardware permits installation in existing process protection system cabinets after the analog electronics and internal cabinet wiring are removed. There is minimum disruption of external wiring because cabinet field terminal blocks and field cables are mostly undisturbed. All system inputs and outputs are preserved, and all existing field interfaces are maintained. Figure 2-1 depicts one Eagle 21^M cabinet.

2.1.1 Replacement of Existing Process Instrumentation

_ a,c


Ja,c

Figure 2-1 Eagle 21™ Process Protection Upgrade System Cabinet

Figure 2-2 Eagle 21 Cabinet Installation

2.1.2 Plant Applications

The Eagle 21^M Process Protection Upgrade System is utilized in nuclear power generating stations to monitor Nuclear Steam Supply System (NSSS) parameters and to display indications of these parameters to the operating personnel. These indications meet the post-accident monitoring (PAM) requirements of Regulatory Guide 1.97, "Instrumentation for Light-Water-Cooled Nuclear Power Plants to Assess Plant and Environs Conditions During and Following an Accident." Figure 2-3 depicts the typical interconnections between the process protection equipment and other plant systems. [



la

a,c

Figure 2-3 Typical I&C System Configuration

The NSSS parameters monitored by the Eagle 21™ Process Protection Upgrade System consist of temperatures, pressures, liquid levels, and flows. Resistance temperature detectors (RTDs) are used for temperature measurements. Electronic transmitters having either a 4- to 20-mA or 10- to 50-mA range are used to monitor pressure, level, and flow parameters. The system can also accept analog voltage or current inputs from other nuclear process systems such as the Nuclear Instrumentation System (NIS).

All inputs are converted to digital signals by the microprocessor-based Eagle 21^m electronics. After the desired signal conditioning is accomplished (including dynamic compensation of time-dependent signals, summation, and scaling), the system produces the following types of outputs:

- o Analog outputs -- 10- to 50-mA or 4- to 20-mA (or 1- to 5-vdc) signals supplied to control board indicators or the process control systems
- Contact cutputs -- On/off signals used to actuate control board annunciators
- o Channel trip outputs -- On/off signals used to control 120-vac input relays of the Solid State Protection System (SSPS), or a relay-based protection system, for reactor trip and safeguards actuation signals

2.1.3 Design Features

Major design features of the Eagle 21° Process Protection Upgrade System are described in the following paragraphs.

2.1.3.1 Single Failure Criterion

8

2.1.3.3 Channel Integrity The Eagle 21™ Process Protection Upgrade System has been designed to perform

The Eagle 21™ Process Protection Upgrade System has been designed to perform its protective functions under extreme operating conditions relating to its environment, its energy supply, any malfunctions, and any accidents.

2.1.3.4 Channel Independence

2.1.3.2 Instrument Power Source

2.1.3.5 Control and Protection System Interaction

The Eagle 21^M Process Protection Upgrade System functions with complete independence from the plant's control systems. (Control systems include remote indicators, computer data points, and annunciators as well as circuits that automatically control plant parameters.) Protective functions are electrically isolated from any fault or malfunction that occurs in the control systems.

2.2 FUNCTIONAL DESCRIPTION

The following paragraphs provide a brief functional description of the Eagle 21^{∞} Process Protection Upgrade System, based on the simplified functional block diagram shown in figure 2-4.

2.2.1 Block Diagram

a.c

3,6

Figure 2-4. Eagle 21th Simplified System Block Diagram

 \perp a,c

a,c

2.3 CABINET DESCRIPTION

The Eagle 21^∞ Process Protection Upgrade System is housed in existing process instrumentation cabinets to which structural bracing and mounting rails have been installed. Cabinet front and rear views are shown in figures 2-6 and 2-7. [

0719c 1b-042888

a,c

Figure 2-5 Man-Machine Interface (MMI) Cart

a,c

Figure 2-6 Cabinet Front View




Figure 2-7 Cabinet Rear View

SECTION 3 EAGLE 21" SYSTEM CONFIGURATION

3.1 DESCRIPTION

The Eagle 21^M system tested (Qualification Unit 2) is an exact replica of Watts Bar Nuclear Power Station protection rack 13. This rack contains the following instrument loops (subsystems):

- o Delta T/Tavg, Protection
- o Steam Generator Wide Range Level, Post Accident Monitoring (PAM) (2 Channels)
- o Pressurizer Vapor Temperature, (PAM)
- o Residual Heat Removal Pump Discharge Temperature, (PAM)
- o Reactor Coolant System Wide Range Pressure, (PAM)

3.2 CONFIGURATION/DESIGN LEVEL DRAWINGS

The following drawings/revision levels are attached to document the system configuration tested:

Drawing Description	Drawing Number/Revision
Terminal Block Wiring Diagram, Protection Set 4	1-47043, PW-13, Revision 3E
Process Control Block Diagram, Delta T/Tavg System	108D408, sheet 10, Revision 11
Process Control Block Diagram, WR SG Level	1080408, sheet 34, Revision 8
Process Control Block Diagram, Pressurizer Liquid/Vapor Temperature	108D408, sheet 38, Revision 4

Drawing Description

Drawing Number/Revision

Process Control Block Diagram,
RHR Pump Discharge Temperature

108D408, sheet 39, Revision 5

Process Control Block Diagram, RCS Wide Range Pressure

1080408, sheet 43, Revision 1

Eagle 21™ Schematic Diagrams, Rack 13 Protection Set 4 1856E69, sheet 2, Revision 2

The following drawings/revision levels are referenced to document the system hardware tested:

Drawing Description	Drawing Number/Revision
Cabinet General Assembly	1870E97G01, Revision 3
Analog Input Board, 10-50, 4-20 mA (EAI-GO1)	5367C57, Revision 4
WR RTD Input Board (ERI-GO1)	5368C29, Revision 2
NR RTD Input Board (ERI-GO2)	5368C29, Revision 2
Partial Trip Output Board (EPT-GO1)	2D33786, Revision 2
Digital Contact Output Board (ECO-GO1)	5367C61, Revision 3
Analog Output Board 10-50 mA (EAO-GO2)	5367C60, Revision 3
Power Distribution Box (GO1)	1871E34, Revision 3
Termination Module Assembly 0-10 Volt (G01)	2033779, Revision 1

Drawing Description

Drawing Number/Revision

Termination Module Assembly 4-20 mA (GO1)

2027362, Revision 1

Termination Module Assembly 10-50 mA (GO6)

2027362, Revision 1

Baseline Design Document

956093, Revision 0


*Digital Contact Output Board (ECO-GO1) 5367C61, Revision 4


*Partial Trip Output Board (EPT-GO1) 2D33786, Revision 3


System software used has been retained on permanent file.


^{*}Boards modified to successfully complete fault testing. Modifications made and required retests are described in sections 8.2, 8.3 and Appendix A.


I/O and microprocessor boards were configured per design specification 956073, Revision D.

















SECTION 4 ISOLATION DEVICES PHILOSOPHY

4.1 DESCRIPTION

The Eagle 21th System uses the output signal conditioning boards as an isolation barrier between field level signals and the microprocessor subsystem. The Eagle 21th uses the following types of isolation devices for interfacing Class 1E signals with non-1E equipment.

Isolator Board Type	Isolation Device	
Analog Output Board (current loop), EAO	Γ	٦
Digital Contact Output Board, ECO Partial Trip Output Board, EPT		
	-	ment C

In addition, high voltage transient protection is provided for each cabinet input/output, including the ac power feed, by transient suppression circuitry. Fault currents are limited by preferred failure mode components.

SECTION 5 TEST DESCRIPTION

5.1 NOISE TESTS

The Eagle 21^M system is a microprocessor upgrade to existing analog plant instrumentation and control (I & C) equipment. The Eagle 21^M is installed in the existing plant I & C process racks. The field termination wiring in these racks does not meet the spatial separation requirements between Class 1E and non-1E wiring as specified by IEEE-384-1977 and Nuclear Regulatory Guide 1.75 Rev. 2. The purpose of the noise tests is to demonstrate that the protective actions of the Eagle 21^M system are not affected by noise injected into or adjacent to class non-1E wiring. Protective action is defined as the ability to generate a partial trip output signal upon input signal demand. NUREG 1.75 Appendix 1 section 4.5 allows the use of tests to demonstrate that class 1E circuits are not degraded when minimum separation distance is not maintained. The noise sources were chosen to emulate worst-case noise conditions which may be present on non-1E wiring in the Eagle 21^M process rack.

5.1.1 Test Outline

The Eagle 21™ equipment was subjected to the following noise sources:

- o Random Noise Test (Antenna Coupled)
- o Crosstalk Noise Chattering Relay Test (Antenna and Direct Coupled)
- o Military Specification MIL-N-19900B Noise Test (Antenna Coupled)
- o High Voltage Transient Noise Test (Antenna Coupled)
- o Static Noise Test (Antenna and Direct Coupled)

For the random, high-voltage transient and military specification noise tests, the noise source was antenna coupled to the class non-1E field wiring under test. The noise source was applied to a 40-foot antenna wire adjacent to a 40-foot length of unshielded class non-1E field wiring. The antenna was brought directly into the cabinet and bundled with Class 1E input/output cables upon entering the process rack (see figure 5-1).




Figure 5-1. Noise Test Setup (Interna Coupled) Used for Random, HV Transient, Mil-N and Crosstalk Tests

The non-1E test cable was terminated with a nominal load value. Load values for each board type tested are given below:

Isolator Board Type

Load

10-50 mA current loop output, EAO Digital Contact Output, ECO Partial Trip Output, EPT

*Open circuit and short circuit
**40 watt incandescent light bulb

The crosstalk and static noise tests were conducted similarly, except that an additional test was performed where the noise source was applied directly to the non-1E wiring. To prevent damage, the isolator was disconnected at the Eagle 21th termination frame and the disconnected non-1E wires shorted to complete the crosstalk noise circuit loop. The disconnected non-1E wires were open-circuited for the static noise test (See figures 5-2, 5-4, and 5-7).

Each noise test run consisted of 2 minutes of pretest data, 2 minutes of test data (noise source supplied), and 2 minutes of post-test data.

For a detailed description of the noise test setup, see section 6.2.1.

for a detailed test sequence, channel monitoring, and system external connection information, see the noise test procedure in appendix C.

5.1.2 Random Noise Test

This noise source was generated by a random noise generator []. c Its output was fed through a power amplifier [J.c

^{*} Since the contact output board nominal load is unknown, both open and short circuit tests were performed.

^{**} This load is considered conservative since the resultant loop impedence to transient signals is low compared to the inductive load this board would normally service.

Figure 5-2. Noise Test Setup (Direct Coupled) Used for Crosstalk and Static Noise Tests

The radiated random noise characteristics are as follows:

Peak value: 20 V

Frequency: 20 kHz - 10 MHz

Figure 5-3 shows the random noise source test setup.

5.1.3 Crosstalk Noise - Chattering Relay Test

A dc and an ac relay were used to generate a radiated crosstalk noise. The relays were set in a "chattering" or "buzzer" mode by wiring the normally closed relay contacts in series with the relay coil. The following types of relays were used during the crosstalk noise-chattering relay test:

- o Relay with a 118 Vac coil, 0.3 amp nominal
- o Relay with a maximum rating of 600 Vdc, 125 Vdc coil, 0.22 amp nominal

Figure 5-4a shows the dc crosstalk noise source -- chattering relay test setup. Figure 5-4b shows the ac crosstalk noise source -- chattering relay test setup.

5.1.4 Military Specification Noise Test

Military specification noise testing was performed using switched cycling noise sources with the characteristics of Noise Sources No. 1 and No. 2 in Military Specification MIL-N-19900B.

The characteristics for Noise Source No. 1 were:

Voltage: 115 Vdc

Inductance: 3 H

Resistance: 500 ohm




Figure 5-3. Random Noise Source Test Setup




Figure 5-4a. Crosstalk Noise -- Chattering dc Relay Test Setup




Figure 5-4b. Crosstalk Noise -- Chattering ac Relay Test Setup

The characteristics for Noise Source No. 2 were:

Voltage: 115 Vac Inductance: 10 mH Resistance: 2 ohm

Repetition rate for both noise sources was 10 on-off cycles per minute.

Figure 5-5 shows the military specification noise source test setup.

5.1.5 High Voltage Transient Noise Test

This noise source was generated from a surge transient generator [$]_c$ coupled to an isolation network box [$]_c$ The high voltage transient noise characteristics are in accordance with IEEE-472-1974 as follows:


E_{CREST}: 3.3 kV Surge Frequency: 1.25 MHz Time to 1/2 E_{CREST} * 6.4 us Repetition rate: 120 Hz

Figure 5-6 shows the high voltage transient noise source test setup.

5.1.6 Static Noise Test

This noise source was generated using a step-up transformer []. A value of 580 Vrms at 60 Hz was injected into the non-1E test cable and into the antenna assembly.

Figure 5-7 shows the static noise test setup.






Figure 5-5. Military Specification Noise Sources




Figure 5-6. High Voltage Transient Noise Source Test Setup




Figure 5-7. Static Noise Source Test Setup

5.2 FAULT TESTS

The purpose of the fault tests is to demonstrate that credible faults injected into the non-1E system do not propagate across the class non-1E to class 1E isolation barrier or from channel to channel within the Eagle 21™ process rack. These tests are designed to verify that the Eagle 21™ system isolation devices are in compliance with IEEE-279-1971, IEEE-384-1981, IEEE-603-1980, and Nuclear Regulatory Guide 1.75 Rev. 2 concerning the physical independence of class 1E circuits and class 1E/non-1E interaction.

5.2.1 Test Outline

Maximum credible fault voltages were determined to be 580 Vac and 250 Vdc per previous protection system tests (7300 system, QDPS, etc.). In addition, 125 Vac and 125 Vdc tests were performed where applicable. A fault was considered applicable only if the fault challenged the nominal voltage or current ratings of the channel under test. For cases where 125 Vac and 125 Vdc tests were considered not applicable, 580 Vac and 250 Vdc tests were performed thus enveloping the lower voltage tests.

Fault voltages were applied line to ground and line to line (ungrounded) into the isolator terminals. Tables 5-la and 5-lb list tests performed by board type. Figures 5-8a and 5-8b show the ac and do fault connections. Positive and negative do voltage line-to-ground faults were applied.

5.2.2 Test Implementation

Ac fault voltages were generated using a 7.5 KVA isolation transformer []. Figures 5-9 and 5-10 show the transformer connections used.

Dc fault voltages were generated using a 250 V, 20 A dc power supply $_{\rm c}$ Two external 3300 $_{\rm uf}$ capacitors were added to increase the potential energy available for fault application (See figure 5-11).

TABLE 5-1a LINE TO GROUND FAULT TESTS PERFORMED

Isolator Board Type

Faults Applied

Partial	Trip Output, Energized	125 Vdc, 125 Vac, 250 Vdc, 580 Vac
Partial	Trip Output, Deenergized	250 Vdc, 580 Vac
Digital	Contact Output, NO, Energized	250 Vdc, 580 Vac
Digital	Contact Dutput, NC, Energized	250 Vdc, 580 Vac
Current	Loop Output, 10-50 mA	125 Vac, 125 Vdc, 250 Vdc, 580 Vac

TABLE 5-16 LINE TO LINE FAULT TESTS PERFORMED

Isolator Board Type

Faults Applied

Partial Trip Dutput, Energized	125 Vac, 125 Vdc, 250 Vdc 580 Vac
Partial Trip Output, Demnergized	250 Vdc, 580 Vac
Digital Contact Output, ND, Energized	125 Vac, 125 Vdc, 250 Vdc, 580 Vac
Digital Contact Output, NC, Energized	250 Vdc, 580 Vac
Digital Contact Datput, NO, Deenergized	250 Vec, 580 Vac
Digital Contact Dutput, NC, Deenergized	125 Vac, 125 Vdc, 250 Vdc, 580 Vac
Current Loop Output 10-50 mA	125 Vac, 125 Vdc, 250 Vdc, 580 Vac







Figure 5-8a. Ac Fault Connections






Figure 5-9. Transformer Connection for the 125 Vac Fault Source




Figure 5-10. Transformer Connection for the 580 Vac Fault Source




Figure 5-11. Dc Power Supply Fault Connections

Each fault test consisted of a 1-minute pretest run, a 1-minute application of fault and a 1-minute post-test run. Repairs required following each fault test were recorded noting all failed components.

For a detailed description of the fault test setup, see section 6.2.2.

For detailed test sequence, channel monitoring, and system external connection information, see the fault test procedure in Appendix C.

5.3 SURGE WITHSTAND CAPABILITY (SWC) TEST

The SWC tests were conducted under normal operating conditions of the system in accordance with IEEE 472-1974. The purpose of this test was to determine: (1) the protective actions of the Eagle 21th system are not affected by application of the surge withstand test wave to the designated class non-1E to class 1E isolators, (2) that no component failures occurred, and (3) that no change in channel calibrations occurred due to the application of the surge withstand to t wave.

5.3.1 Test Cutifine

All system inputs/outputs were surge tested in the common and transverse modes including the system power supply input circuitry.

Each of the following system interfaces were tested:

- Digital Contact Output (NO and NC configurations), class non-1E/1E isolator
- o Partial Trip Output (energized and deenergized conditions), class non-1E/1E solator
- o Current Locp Output 10-50 mA, class non-1E/1E isolator
- Current Loop Input (4-20 mA, 10-50 mA, with and without loop power supply)
- o WR RTD Input

- o WR RTD Input (0-10 volt application)
- o NR RTD Input
- o Cabinet AC power feed

5.3.1.1 Common Mode Test

For this test, one terminal of the test generator was connected to each system input or output connection group. The other terminal of the test generator was connected to the ground of the surge generator (See figure 5-12a).

5.3.1.2 Transverse Mode Test

For this test, the terminals of the test generator were connected to the high and low of each system input or output signal pair (See figure 5-12b).

5.3.2 Test Implementation

The surge withstand capability test was carried out by using a surge generator [] and an isolation network [].

The SWC test wave generated was in accordance with IEEE-472-1974 and had the following characteristics:

ECREST = 2.8kV Surge Frequency = 2.25 MHz Time to 1/2 E_{CREST} = 6.4 us Repetition Frequency = 120 Hz

Each SWC test run consisted of a 2-minute pretest run, 2-second application of the SWC test wave, and a 2-minute post-test run.

Figure 5-12c shows a schematic diagram of the equipment connections which were implemented during the SWC test.




Figure 5-12a. Common Mode Surge Withstand Capability Test Connection




Figure 5-12b. Transverse Mode Surge Withstand Capability
Test Connection

Figure 5-12c. Block Diagram of Surge Withstand Capability (SWC) Test

A detailed description of the SWC test implementation is given in the SWC Test Setup Description, section 6.2.3.

For detailed test sequence, channel monitoring, and system external connection information, see the SWC test procedure in appendix C.

5.4 RADIO FREQUENCY INTERFERENCE (RFI) SUSCEPTIBILITY TEST

The purpose of this RFI susceptibility test was to evaluate the performance of the system when subjected to electromagnetic fields such as those generated from portable radio transceivers or any other devices that generate continuous-wave radiated electromagnetic energy.

5.4.1 Test Methodology

The RFI susceptibility tests were conducted in accordance with SAMA Stendard PMC 33.1-1978. The classes of field strengths the system was subjected to were 3 V/m and 10 V/m over the entire frequency range of 20 MHz to 1 GHz.

Two types of tests were performed. In the first, referred to as a "modulation" test, a computer-controlled sweep of the signal generator was utilized.

].b.c In the second test, referred to as a "keying" test, the signal generator output was turned on and off at 1-second intervals and with very short rise and fall times to simulate the keying of a transceiver.

5.4.2 Test Location

The tests were carried out in a shielded enclosure (anechoic chamber) [$^{
m l}\cdot_{
m c}$

5.4.3 Test Equipment

Two types of antennae were used during the testing. A biconical antenna covered frequencies ranging from 20 MHz to 160 MHz, and a log periodic antenna covered frequencies ranging from 160 MHz to 1 GHz.

Two power amplifiers were used to cover the whole frequency range. The first amplifier covered 20 MHz to 500 MHz; the second amplifier covered 500 MHz to 1 GHz.

5.4.4 Test Procedure

Calibration testing was conducted to generate a calibration data file for the control computer for the signal generator. Once calibration testing was completed, modulation and keying tests were performed on the system.

A detailed description of the radio frequency interference test implementation is given in the Radio Frequency Interference Test Setup Description (section 6.2.4).

For detailed test sequence, channel monitoring, and system external connection information, see the Radio Frequency Interference test procedure in appendix C.

5.4.5 Calibration Test

The calibration data files were generated for 3 V/m and 10 V/m over the entire frequency band (20 MHz to 1 GHz), for both vertical and horizontal polarizations, for use in implementing the modulation and keying tests. Figure 5-14 is a photo of the anechoic chamber showing the log periodic antenna in the horizontal polarization calibration [

1.0

0719c.1b-042888




Figure 5-13. Radio Frequency Interference Equipment Test Setup

Figure 5-14. Radio Frequency Field Calibration

5.4.6 Modulation Test

J b, c

Figure 5-15. Block Diagram of Radio Frequency Interference Calibration Tests

Figure 5-16. Cabinet Subject to Radio Frequency Field

__ b,c

Figure 5-17. Block Diagram of Radio Frequency Interference Modulation Tests

*

→ b, c


A detailed description of the RFI test implementation is given in the RFI Test Setup Description, Section 6.2.4.

For detailed test sequence, channel monitoring, and system external connection information, see the RFI test procedure in Appendix C.

5.4.7 Keying Test

The keying test frequency selection was performed manually. The most susceptible points, as determined by the modulation tests, were subjected to the keying test. At least three data points per octave were tested. Table 5-2 shows the keying test frequencies.

b,c



b, 0

During the keying test, only the front of the cabinet was targeted, because this was considered to be the "most susceptible side" to the RF field.

Vertical and horizontal polarizations were implemented.

__ b,c

Figure 5-18. Block Diagram of Radio Frequency Interference Keying Tests

SECTION 6 TEST SETUP AND MONITORING

6.1 TEST SETUP

The test setup consisted of an input/output simulator and recording test station. Test equipment included a data logger, tape recorder strip chart recorder, voltmeter, and an oscilloscope. Figure 6-1 shows the cabinet and field cable setup. Figure 6-2 shows the test equipment setup. Figure 6-3 is a test configuration block diagram.

6.1.1 System Connections

Forty-foot field cables were routed from the test station through the cabinet top entry and were terminated at the field terminal blocks. Cable shields were terminated at the field terminal blocks and left open at the test station per standard wiring practice. All cables were bundled together (1E and non-1E) upon entry into the cabinet. System external connection diagrams are provided in section 3.

6.1.2 Simulated Input Signals

Input signals were simulated in a manner which replicates, as close as possible, actual plant sensors. The listing below gives signal type, simulation method, and circuit figure reference:

Input	Simulation	
Signal Type	Method	Figure
0 - 10V	Voltage source	N/A
4-20 mA/10-50 mA	Transmitter	6-4
Wide Range RTD	Potentiometer	6-5
Narrow Range RTD	Precision resistor	6-6
	network	




Figure 6-2. Test Equipment Setup





Figure 6-3. Test Configuration Block Diagram

Figure 6-5. Wide Range Resistance Temperature Detector (RTD)



Actual simulated input values for each test are specified in the test procedures, appendix C.

6.1.3 Data Acquisition System

The data acquisition system provided a record of cabinet performance during each test. The data acquisition system consisted of a tape recorder, strip chart recorder and a data logger

The listing below gives output signal type, monitoring method, and circuit figure reference:

Output	Monitoring	
Signal Type	Method	Figure
10 - 50 mA	resistor	6-7
Trip Output	120 Vac detector, status light	6-8
Contact Output	voltage/resistor	6-9

Actual output points monitored for each test are specified in the test procedures, appendix C.

6 1.3.1 Tape Recorder

A 14-channel FM tape recorder was used to provide a permanent record of system performance before, during and after each abnormal event (noise, surge, RFI, etc.). [

Jb,c

Tape recorder monitored signals were processed through buffer amplifiers.

6.1.3.2 Data Logger

The digital data logger was used for pre-test and post-test verification of system status. Prior to each test, it was used to generate a printout for all




Figure 6-7. 10-50 mA Current Loop Output Monitoring

Figure 6-9. Contact Output Monitoring

monitored channels to verify that system performance was normal. After each test, another printout of the data for all monitored channels was generated to verify that system performance had not degraded during testing. These printouts were then attached to the backs of the data sheets. To prevent noise spikes caused by periodic data sampling, the data logger was not connected during testing.

6.1.3.3 Strip Chart Recorder

Two 8-channel strip chart recorders were used as a continuous monitor of system performance before, during, and after each abnormal event. An event marker was used to mark the beginning and end of each abnormal event. The monitored signals were processed through buffer amplifiers. [

]b,c

6.2 TEST MONITORING

The tests were monitored in accordance with the acceptance criteria outlined in section 7. Selected system input/output points were monitored to measure system performance during the noise, fault, surge, and radio frequency interference testing. The man-machine interface (MMI) terminal was disconnected during the test runs. The MMI connection can be construed as an additional antenna. During actual plant operation, the MMI is only connected during cabinet testing and only one protection set is allowed in test at a time. Thus, the MMI connection is not considered common mode [

].b,c The MMI was connected periodically to trouble-shoot and interrogate input signal processing performance.

Specific data points monitored were determined by the particular test being performed. In general, points monitored were chosen to best monitor overall Eagle 21^{∞} system performance.

Data sheets, strip chart recorder printouts, data logger printouts, and tape recorder log sheets were utilized to record data. Data sheets are attached at the end of this section for information.

6.2.1 Noise Test Setup Description

Eagle 21™ system input/output performance, while subjected to the noise tests described in section 5.1, was monitored in the following manner:

- o Analog outputs -- Four analog output channels were monitored continuously during the noise tests. The channels monitored replicated signals processed by current loop, wide range RTD, and narrow range RTD input signal conditioning boards. Thus, system analog input/output processing performance was measured.
- o Digital outputs -- A single variable NR RTD (Thot3) was chosen to toggle all six Delta T/Tavg System trip outputs. All six trip output channels were toggled utilizing the variable RTD circuit shown in Figure 6-6. The control relay was cycled continuously during pre-test, test and post-test runs [

The Delta T/Tavg system inputs were set just below and above the trip output toggle point (.2% or less). The Delta T/Tavg system utilizes current loop, NR RTD and 0-10 volt analog input signals to generate partial trip output signals (see section 3 for system block diagrams). Thus, any significant degradation in system input signal processing would result in a trip output status failure. A normally open contact output channel was also monitored. The contact output was normally energized throughout the test.

Trip output status was monitored continuously during the noise tests using a strip chart recorder.

Analog/digital channels adjacent to the non-1E channel under test were chosen for monitoring to emulate worst case system configuration. See figure 6-10 for the noise test data sheet.

EAGLE 21 NOISE TEST REPORT

TEST TYPE/PROCEDURE NUMBER (REV)		
NOISE INJECTION CHANNEL NUMBER/TAG NO		
DATA LOGGER PRINTOUT:		
(PRETEST/POST-TEST).		
BISTABLE PERFORMANCE (PASS/FAIL):		
REMARKS/OBSERVATIONS:		
ANALOG OUTPUT PRETEST	NOISE APPLIED	DC
NAME/TAG NO. DC VALUE P-P NOISE	DC VALUE P-P NOISE	<u>%DEV</u>
PZR VAP/T454A		
NR TEMP/T441L		
NR TEMP/T441K		
WR PRE/P408B		
TAPE SET:		
TAPE FOOTAGE:		
(PRE-TEST/TEST/POST-TEST)		
REMARKS/OBSERVATIONS:		
PERFORMED BY/DATE:		

Figure 6-10. Noise Test Data Sheet

0720c 1b-042888

6.2.2 Fault Test Setup Description

Eagle 21™ system performance, while subjected to the fault tests described in section 5.2, was monitored in the following manner:

- Channels adjacent (left, right, top, bottom) to the channel under test were chosen for monitoring.
- Minimum physical separation between the channel under test and adjacent channels was provided. Cabinet configuration was altered to provide minimum physical separation for the digital contact output board tests.
- o The channel under test was continuously monitored immediately prior to the fault application, disconnected from the data acquisition system (DAS) during fault application, and reconnected to the DAS upon removal of the fault.

Following the test, all necessary repairs were recorded noting all component failures and channel operability was verified.

Figure 6-11 is the fault test data sheet.

6.2.3 Surge Withstand Capability (SWC) Test Setup Description

Eagle 21^{∞} system input/output performance, while subjected to the SWC tests described in section 5.3, was monitored in the following manner:

o Analog outputs -- Four analog output channels were monitored continuously during the surge tests. The channels monitored replicated signals processed by current loop, wide range RTD, and narrow range RTD input signal conditioning boards. Thus, system analog input/output processing performance was measured.

I/O Module				Procedure Re Date Test #	ev
TYPE					
SHORT CIRCUIT		, AC		, DC	
COMMON MODE	GROUND	CONNECTED	TO VOLTS PLUS _	MINUS	_ GROUND
LINE TO LINE		VOLTS (+) VOLTS (-)	TO (+)	<u></u> (+) TO (-)	
TEST INJECTION POINT			TEST CONDITIO	N	
1/0 CARD TYPE			POINT #		
PRE-TEST					
DATA LOGGER VERIFICAT	ION*		PRINT OUTPUT #		
SYSTEM STATUS					
REMARKS AND TEST OBSE	RVATION				
DISCONNECT DATA LOGGE	R				
TEST					
TAPE RECORDER FOOTAGE	BEGIN _		END TIME: (STA	RT):(STO	P):
SYSTEM STATUS:					
REMARKS AND TEST OBSE	RVATION				
POST-TEST					
DATA LOGGER DATA VERI	FICATION	* PRINT OU	TPUT #		
SYSTEM STATUS:					
REMARKS AND TEST OBSE					
	PEEFORME	.D	REVIEWED	***************************************	

Figure 6-11. Fault Test Data Sheet

o Digital outputs -- A single variable NR RTD (Thot3) was chosen to toggle all six Delta T/Tavg system trip outputs. All six trip output channels were toggled utilizing the variable RTD circuit shown in Figure 6-6. The control relay was cycled continuously during pre-test, test, and post-test runs [

I.b,c The Delta T/Tavg system inputs were set just below and above the trip output toggle point (.2% or less). The Delta T/Tavg system utilizes current loop, NR RTD and 0-10 volt analog input signals to generate partial trip output signals (see section 3 for system block diagrams). Thus, any significant degradation in system input signal processing would result in a trip output status failure. The control relay was not cycled during the partial trip module tests to ensure that the channel in test remained in one state (energized/degnergized) during the application of the surge.

Trip output status was monitored continuously during the noise tests using a strip chart recorder.

The following test methods were utilized to best measure system performance:

- Input/output channels adjacent to the output channel under test were monitored.
- During application of the surge test wave, the strip chart recorder chart speed was increased to improve resolution.
- o Analog output channels replicating input channels under test were monitored.

Figure 6-12 is the Surge Test Data Sheet.

SURGE TES" DATA SHEET

TYPE	DATE TEST
TRANSVERSE MODE	
COMMON MODE	
TEST INJECTION POINT 1/0 CARD TYPE	DOINT #
1251 INDECTION POINT 170 CARD TIPE	rom r
PRE-TEST	
DATA LOGGER VERIFICATION PRINT DUTPUT #	
SYSTEM STATUS:	
REMARKS AND TEST OBSERVATION	
DISCONNECT DATA LOGGER	
TEST	
TAPE RECORDER FOOTAGE BEGIN END _	SET #
SYSTEM STATUS:	
REMARKS AND TEST OBSERVATIONS:	
POST-TEST	
DATA LOGGER DATA VERIFICATION* PRINT OUTPUT #	
SYSTEM STATUS:	
REMARKS AND TEST OBSERVATION:	
PERFORMED REVIEWED	

Figure 6-12. Surge Test Data Sheet

6.2.4 Radio Frequency Interference Test Setup Description

Eagle 21™ system input/output performance, while subjected to RFI, was monitored in the following manner:

- o Analog outputs -- Four analog output channels were monitored continuously during the RFI test. The channels monitored replicated signals processed by current loop, wide-range RTD, and narrow-range RTD input signal conditioning boards. Thus, system analog input/output processing performance was measured.
- Digital outputs -- A single variable NR RTD (Thot3) was chosen to toggle all six Delta T/Tavg System trip outputs. All six trip output channels were toggled utilizing the variable RTD circuit shown in figure 6-6. The control relay was cycled at the start of each frequency run, measuring trip output performance during the RFI event. The Delta T/Tavg system inputs were set just below and above the trip output toggle point (.2% or less). The Delta T/Tavg system utilizes current loop, NR RTD and O-10 volt analog inputs to generate partial trip output signals (see section 3 for system block diagrams). Thus, any significant degradation in system input signal processing would result in a trip output status failure. A normally open contact output channel was also monitored. The contact output was normally energized throughout the test.

In addition to continuous monitoring via the strip chart recorder, trip output status was also sampled by the control computer before, during, and after energization of the control relay. Any discrepancies between actual and expected trip output status were flagged by an error message. See figures 6-13 and 6-14 for RFI modulation and keying test data sheets. Figure 6-15 is the Tape Recorder Log Sheet.

RADIO FREQUENCY INTERFERENCE TEST DATA

TARGET: (CABINET POSITION) CALIBRATION FILE: FIELD STRENGTH LEVEL: (V/m) TYPE OF ANTENNA: (LOG PERIODIC OR BICONICAL)
ANTENNA POLARIZATION: (HORIZONTAL OR VERTICAL) DATE: TEST PERFORMED BY: REVIEWED BY: TAPE NAME: TAPE SET: TAPE RECORDER START AT: (FOOT) FREQUENCY: (MHZ) (DATE) (TIME) EVENT DIG/INPUT 00 0011 (EXPECTED TRIP OUTPUT PATTERN) 11 1100 00 0011 REMARKS: FREQUENCY: (MHZ) (DATE) (TIME) DIG/INPUT EVENT 00 0011 11 1100 REMARKS: FREQUENCY: (MHZ) (DATE) (TIME) ERROR IN THE CHANGING CONDITION OF BISTABLE STATUS (TRIP OUTPUT ERROR MESSAGE) EVENT DIG/INPUT 00 0011 11 1101 3 REMARKS: ENDING TAPE RECORDER FOOTAGE FOR THIS SET OF DATA: (FOOT) Figure 6-13. RFI Modulation Test Data Sheet

RADIO FREQUENCY INTERFERENCE TEST DATA

TARGET: (CABINET POSITION)

FIELD STRENGTH LEVEL: (V/M)
TYPE OF ANTENNA: (LOG PERIODIC OR BICONICAL)
ANTENNA POLARIZATION: (HORIZONTAL OR VERTICAL) DATE: TEST PERFORMED BY: REVIEWED BY: TAPE NAME: TAPE SET: TAPE RECORDER START AT: (FOOT) FREDUENCY: (MHZ) (DATE) (TIME) (FIRST KEY CYCLE)
DIG [K-OFF] INPUT (SECOND KEY CYCLE) DIG [K-ON] INPUT EVENT 00 0011 (EXPECTED TRIP OUTPUT PATTERN) 11 1100 11 1100 REMARKS: FREQUENCY: (MHZ) (DATE) DIG [K-OFF] INPUT 00 0011 DIG [K-ON] INPUT 00 0011 EVENT 11 1100 11 1100 REMARKS: FREQUENCY: (MHZ) (DATE) (TIME) EVENT DIG [K-ON] INPUT 00 0011 DIG [K-OFF] INPUT 00 0011 2 11 1100 11 1100 REMARKS:

Figure 6-14. RFI Keying Test Data Sheet

ENDING TAPE RECORDER FOOTAGE FOR THIS SET OF DATA: (FOOT)

TAPE RECORDER LOG SHEET

				LO	KIP	0	ONDIT	IONS	RECORDING																	
3.1	DATE	TIME	1	T.	# 25				TAPE								100	ET.	OF	MAN	EL	2				REMARKS
	DATE		1		3	•	IEM.	114.55	NO.	START	SIUP	IPS	MIN.	GARLE A		2	3	4 5	6	7	el-	2110	1 1	21	34.	
			П												Ē		П	+			7	-		+	11	
_			Н					-	-									1			i	L	ш	1	11	
								1						- 3				1	1		1	1	П	1	11	
			Н					1	1	1		-			3	П	1	+	1		+	+	н	+	11	
			Ш															1			1		Ш	1		
																		1			1		П	П		
			H	3				1	1	1						8	-	+	1	Н	+	+	1	+	++	
																		1			1	L		1		
																							П	1		
			Н	۲				1		1			-			Н	-	+	+	+	+	+	Н	+	++	
							Control of											1			1			1	11	
																		T	П		T		П	Т	TT	
			Н	8		8	-	-		-		-			=	Н	-	+	\mathbf{H}	-	+	-	Н	+	++	
								1										1						1	11	
													Resil					1	П		T		П	1	11	POLITICAL PROPERTY.
-			Н			В		-	-								+	+	Н	1	+	-	Н	-	++	
																					1			1	11	
								10.00													1			1	11	
-			Н					-	-								4	+	\mathbf{H}	н	+	1	Н	+	++	
																		1			1			1	11	
		THE STATE OF															7	+	Н		+	1	Н	+	+	
-			Н		Н			-	-							Ц	4	+	Н		1	1	Ц	1	\perp	
								1		183							1	1			1		П	1	11	
			П														1	+	Н		+	+	H	+	++	
_			Н					_	_								4	1	Ш		1		Ц	1	\perp	
			П														1	1			1			1	11	
			Н														-	+	Н	-	+	1	H	+	++	
			Ц															1	Ш		_		ш	_		
1	B H				1	1	No.	1	1									-	1		1					
			H		1			1								H	+	+	H	+	+	-	H	+	++	
			Ц									1						1			1			-		
-							TO FU						TEXT!					T			T			T	T	
			H		-			1		1		-	-				+	+	-	+	+	-	Н	+	11	
1					1		- 170										1	1	1		1	1	1	1	11	

SECTION 7 ACCEPTANCE CRITERIA

7.1 DESCRIPTION

The general acceptance criterion for the 1E safety-related system is that the system shall remain operational before, during, and after any one of the abnormal events described in Section 5 and listed below. Specific acceptance criteria for the noise, fault, surge withstand capability, and radio frequency interferen a tests are defined in the following paragraphs.

7.1.1 Noise Test Acceptance Criteria

The Eagle 21th system shall remain operational and maintain protective action before, during, and after any credible noise event described in section 5.1.

7.1.2 Fault Test Acceptance Criteria

The Eagle 21™ system shall remain operational and maintain protective action before, during, and after the application of any credible faults as described in section 5.2. Faults shall not propagate across the class non-1E to class 1E isolation barrier or from channel to channel.

7.1.3 Surge Withstand Capability Test Acceptance Criteria

The Eagle 21^M system shall remain operational and maintain protective action before, during, and after application of the surge withstand test wave to the designated class non-1E to class 1-E isolators as described in section 5.3. In addition, no component damage or shift in calibration exceeding the specified accuracy of the board under test shall occur due to the application of the surge withstand test wave to any cabinet input/output excluding the test panel and MMI communications connections.

7.1.4 Radio Frequency Interference Test Acceptance Criteria

The Eagle 21™ system shall remain operational (i.e., continuous microprocessor operation) while exposed to the radio frequency interference tests described in section 5.4.

SECTION 8 TEST RESULTS

The results of the system noise, fault, surge, and RFI tests are based on the acceptance criteria defined in Section 7. System performance during these abnormal events is described in the ensuing sections. The results are reported in tabular format at the end of this section.

8.1 NOISE TEST RESULTS

Tables 8-1a through 8-1g report the results of the noise tests. Analog output noise in all cases was coupled wire-to-wire from the non-1E cabling to the 1E cabling or directly into the analog output channel. The noise did not affect analog input or digital output signal processing. Thus, protective action was maintained before, during, and after all credible noise events. In all cases the analog output signals returned to normal upon removal of the noise signal.

The test effects column of tables 8-1a through 8-1g reports the worst-case analog output signal shift for each test run.

A system performance summary is given below for each type of noise test:"

	Worst Case Shift in		
Noise Test	Analog Output Signals	Results	in Table
Random	Г		٦
Ac Chattering Relay			
Do Chattering Relay			
Mil-Spec Noise #1			
Mil-Spec Noise #2			
High Voltage Transie	nt		
Static			6

The ac noise sources (ac chattering relay and Mil-spec noise #2) produced spiking on the analog output signal and an increase in the background noise level. There was no recorded shift in the nominal dc value. The random high-voltage transient and dc chattering relay noise sources produced a shift in nominal dc value and an increase in background noise level.

8.2 FAULT TEST RESULTS

Tables 8-2a and 8-2b report the results of the line-to-ground and the line-to-line fault tests. Class-IE isolation was maintained in all cases. Damage was limited to components located on the non-IE side of the isolator or the non-IE side of the isolation device. Analog output noise recorded was coupled wire-to-wire and was limited to a spike upon fault application in isolated instances. No effects were observed on the system input processing or trip/contact output processing subsystems. Thus, protective action was maintained before, during, and after fault application. Sections 8.2.1 and 8.2.2 summarize the test results of the final board designs (see section 3 for drawing references). Section 8.2.3 describes the board modifications required and tables 8-2a and 8-2b report the test results of the original board designs.

8.2.1 Line-to-Ground Fault

System Performance Summary:

Board Type	Fault Voltage	Effects on Adjacent Channels	Damage
Current Loop Output	125 Vac	Г	٦
10-50 mA	125 Vdc		
	250 Vdc		
	580 Vac		
Digital Contact Output	125 Vac		
	125 Vdc		
	250 Vdc		
	580 Vac	L	_ b,c

Board Type	Fault Voltage	Effects on Adjacent Channels	Damage
Partial Trip Output	125 Vac	Г	٦
	125 Vdc		
	250 Vdc		
	580 Vec	L	J b.c

8.2.2 Line-to-Line Fault

System Performance Summary:

Board Type	Fault Voltage	Effects on Adjacent Channels	Damage
Current Loop Output 10-50 mA	125 Vac	Γ	7
	125 Vdc		
	250 Vdc		
	580 Vac		
Digital Contact Output	125 Vac		
	125 Vdc		
	250 Vdc		
	580 Vac		

Board Type	Fault Voltage	Effects on Adjacent Channels	Damage	
Partial Trip Output	125 Vac	Γ		٦
	125 Vdc			
	250 Vdc			
	580 Vac			
		L		_ b,c

8.2.3 Board Modifications Required

During fault testing of the original contact output and partial trip output board designs, failures in transient suppression devices (metal oxide varistors, MOV) caused component rupture and damage to adjacent channel circuitry. Since the fault test acceptance criteria (section 7) state that adjacent channels shall not be affected by faults applied to a non-1E channel, modifications were required. Applicable fault retests were performed following the board modifications. The modifications by board type are summarized below.

MOV = Metal Oxide Varistor

SSR = Solid State Relay

8.2.3.1 Partial Trip Output (EPT) Board

Design changes implemented to prevent MOV rupture are as follows. [

) b, c

For more information concerning the EPT modifications see Appendix A.

8.2.3.2 Digital Contact Output (ECO) Board

The original ECO board design utilized line-to-line MOVs [

].b.c These MOVs failed and ruptured upon application of a 580 Vac line-to-line fault. Although there was no recorded degradation in adjacent channel performance, MOV material was sprayed on adjacent channel circuitry. Since the EPT board experienced adjacent channel failure due to MOV rupture, a design change was implemented to prevent MOV rupture. [

) b, c

8.3 SURGE WITHSTAND CAPABILITY (SWC) TEST RESULTS

Table 8-3 reports the results of the SWC tests. No component failures occurred and there was no recorded changes in channel calibrations due to application of the SWC test wave. Protective action was maintained before, during, and after application of the SWC test wave to the designated class non-1E to class 1E isolators. Analog output noise recorded was coupled through the associated input signal conditioning channel while the surge was applied. Noise was radiatively, and conductively, coupled into the input

channel. This conclusion is substantiated by the fact that noise was recorded on the channel under test as well as on adjacent channels. Trip output status failures were caused by noise coupled through the NR RTD input channels. Since the trip outputs are a function of the NR RTD inputs, erroneous trip outputs did occur. In no case was a false triggering of a partial trip or contact output hardware module recorded. In all cases these modules provided the appropriate outputs per loop calculation processor request. Thus, adverse system performance was limited to the analog I/O processing subsystem. In all cases, the analog I/O processing subsystem returned to normal operation upon removal of the SWC test wave. The loop processor subsystem maintained continuous operation before, during, and after all SWC test cases.

The test effect column of Table 8-3 reports the maximum recorded shift from nominal of an analog output signal for a specified test.

8.3.1 Common Mode Tests

System Performance Summary:

Type of 1/0 Board	Worst-Case Shift in Analog Output Signals	Component Damage, Calibration Shift
Wide-Range RTD Input	Г	٦
Narrow-Range RTD Input		
WR RTD 0-10V Input		
Current Loop Input		
10-50 mA, Active		
Current Loop Input		
10-50 mA, Passive		
Current Loop Input		
4-20 mA, Active		
Current Loop Output.		
10-50 mA	L	Jb.c
1		1
		¹ b,c

Type of 1/0 Board (cont)	Worst Case Shift in Analog Dutput Signals	Component Damage, Calibration Shift
AC Input, Cabinet Power Partial Trip Output	ſ	1
Digital Contact Output	L	J _{b,c}

Waret face Shift in

Component Damane

8.3.2 Transverse Mode Tests

System Performance Summary:

T 1 /0 Danual	Analan Autout Cincila	Calibration Chife
Type of 1/0 Board	Analog Output Signals	Calibration Shift
Wide-Range RTD Input	Γ	٦
Narrow-Range RTD Input		
WR RTD 0-10V Input		
Current Loop Input		
10-50 mA, Active		
Current Loop Input		
10-50 mA, Passive		
Current Loop Input		
4-20 mA, Active		
Current Loop Output,		
10-50 mA		
Ac Input, Cabinet Powe	er	
Partial Trip Output		
Digital Contact Output	· L	J 6.c

8.3.3 Board Modifications/Retests

The digital contact output and partial trip output boards experienced failures during the fault tests. See section 8.2 for a report on the required board modifications. These modifications were made to the transient voltage suppression circuitry on these boards.

The contact output board was retested to verify compliance with IEEE-472-1974. Only transverse mode transient suppression across open contacts was affected by the the modifications. Retests S57 and S58 were performed following the modifications to verify board performance.

The partial trip output board common and transverse mode transient suppression circuitry was modified. An analysis was performed (appendix A) in lieu of retesting and supports the original SWC tests. \$13-\$16.

8.4 RADIO FREQUENCY (RF) INTERFERENCE TEST RESULTS

Tables 8-4a and 8-4b report the results of the RF modulation and keying tests. In general, analog output noise recorded was coupled through the associated input signal conditioning channel. At isolated low frequencies (100 MHz or less) some noise was coupled directly into the analog output channel. Trip output status failures were caused by noise coupled through the NR RTD input channels. Since the trip outputs are a function of the NR RTD inputs, erroneous trip outputs did occur. In no case was a false triggering of a partial trip or contact output hardware module recorded. In all cases, these modules provided the appropriate outputs per loop calculation processor request. Thus, adverse system performance was limited to the analog I/O processing subsystem. In all cases the analog I/O processing subsystem returned to normal operation upon removal of the RF field. The loop processor subsystem maintained continuous operation before, during, and after all modulation and keying test cases.

The two noise coupling paths (input and output) produced different recorded noise characteristics. The noise coupled through the inputs was most severe at the start and end of each frequency test run. The noise consisted of a spike upon application of the RF field, followed by a period of reduced noise, and ending with a spike upon removal of the RF field. The keying test results summary reports the worst-case transient analog output signal shifts. Noise coupled directly into the analog output channel produced a shift in the nominal dc value and an increase in the background noise level throughout the affected frequency test run.

An additional test was performed to confirm that the noise coupled through the input channel was radiatively coupled and not conductively coupled. The RF signal generator was used to inject an ac coupled RF signal directly into the NR RTD input board with a nominal dc voltage applied to the input. The man-machine interface terminal was monitored during the noise injection and no effect on the input signal was observed. [

Jb,c

The test effect column of Tables 8-4a and 8-4b reports the maximum recorded shift from nominal of an analog output signal over the frequency range specified and reports the frequencies at which trip output status failures occurred.

8.4.1 Modulation Tests

System Performance Summary:

Frequency Band	Analog Output Sign	
	٢	7
20 - 160 MHz		
160 - 500 MHz		
500 - 1000 MHz		J b, c
		_ b,c

8.4.2 Keying Tests

System Performance Summary:

Frequency Band	Worst-Case Shift in Analog Output Signals	
20 - 160 MHz 160 - 500 MHz	[]
500 - 1000 MHz	L	
ī) _{b,c}

8.4.3 Cabinet Modifications Required

Modifications were made to the Eagle $21^{\rm m}$ cabinet to improve system immunity to RFI. [

 $\rm J_{b,\,c}$ There modifications were made prior to the recording of final data shown in tables 8-4a and 8-4b.

RANDOM NOISE TESTS (ANTENNA COUPLED)

1/0 Board	Partial Trip Output	10-56 mA Current Loop Output	Digital Contact Output NO, OC	Digital Contact Output NO. SC	Digital Contact Output	Digital Contact Dutput NC, SC	utput Signal Shifts OC = Open Circuit NO = Normally Open SC = Short Circuit NC = Normally Closed
lest Number	ï.	M2	N3	S.	NS	94	AOS = Analog Output Signal Shifts

AC CROSSTALK NOISE TESTS - CHATTERING RELAYS

Test lumber	Type of 1/0 Board	Test Effect	
N7	Partial Trip Output, Ant Co.	[]	
N8	Partial Trip Output, Dir Co.		
N9	10-50 mA Current Loop Output, Ant Co.		
N10	10-50 mA Current Loop Output, Dir Co.		
N11	Digital Contact Output, NO, OC, Ant Co.		
N12	Digital Contact Output, NO, SC, Ant Co.		
N13	Digital Contact Output, NO, Dir Co.		
N14	Digital Contact Output, NC, OC, Ant Co.		
N15	Digital Contact Output, NC, SC, Ant Co.		
		L 19	,c

DC CROSSTALK NOISE TESTS - CHATTERING RELAYS

lest umber	Type of 1/0 Board	Test Effect
N16	Partial Trip Output, Ant Co.	ΓΊ
N17	Partial Trip Output, Dir Co.	
N18	10-50 mA Current L. op Output, Ant Co	
N19	10-50 mA Current Loop Output, Dir Co.	
N20	Digital Contact Output, NO, OC, Ant Co.	
N21	Digital Contact Output, NO, SC, Ant Co.	
N22	Digital Contact Output, NO, Dir Co.	
N23	Digital Contact Output, NC, OC, Ant Co.	
N24	Digital Contact Output, NC, SC, Ant Co.	
		L J b,c

TABLE 8-1d MILITARY SPECIFICATION NOISE SOURCE #1 TESTS (ANTENNA COUPLED)

			L	J _{b,c}
N30	Digital Contact Gutp	ut, NC, SC		
N29	Digital Contact Outp	ut, NC. OC		
N28	Digital Contact Gutp	ut, NO, SC		
N27	Digital Contact Outp	ut, NO, OC		
N26	10-50 mA Current Loo	p Output		
N25	Partial Trip Output			7
mber_	Type of 1/0 Board			est fect

TABLE 8-1e MILITARY SPECIFICATION NOISE SOURCE #2 TESTS (ANTENNA COUPLED)

Test umber	Type of 1/0 Board	Test Effect
N31	Partial Trip Output	Γ 1
N32	10-50 mA Current Loop Output	
N33	Digital Contact Output, NO, OC	
N34	Digital Contact Output, NO, SC	
N35	Digital Contact Output, NC, OC	
N36	Digital Contact Output, NC, SC	[] _{b,c}
	OC = Open Circuit	NO = Normally Open
	SC = Short Circuit	NC = Normally Closed

TABLE 8-1F HIGH VOLTAGE TRANSIENT NOISE TESTS (ANTENNA COUPLED)

Test umber	Type of 1/0 Board		Test Effect
N37	Partial Trip Output		
N38	10-50 mA Current Lo	op Output	
N39	Digital Contact Out	put, NO, OC	
N40	Digital Contact Out	put, NO, SC	
N41	Digital Contact Out	put, NC, OC	
N42	Digital Contact Out	put, NC, SC	
			L - Jb,c
	ut Signal Shifts	OC = Open Circuit	NO = Normally Open
OF = Trip Output	Failures	SC = Short Circuit	NC = Normally Cles

Test Number	Type of 1/0 Board	Test Effect
N43	Partial Trip Oulput, Ant Co.	[]
N44	Partial Trip Output, Dir Co.	
N45	10-50 mA Current Loop Output, Ant Co.	
N46	10-50 mA Current Loop Output, Dir Co.	
N47	Digital Contact Output, NO, OC, Ant Co.	
N48	Digital Contact Output, NO, SC, Ant Co.	
N49	Digital Contact Output, NO, Dir Co.	
N50	Digital Contact Output, NC, OE, Ant Co.	
N51	Digital Contact Output, NC, SC, Ant Co.	L
OC = Open Circuit SC = Short Circuit	NO = Normally Open NC = Normally Closed	Ant Co. = Antenna Coupled Dir Co. = Direct Coupled

TABLE 8-2a LINE-GROUND FAULT TESTS

rest No.	Voltage Level	Type of 1/0 Board	Connect Ions	Adjacent Channels	Damage
FI	125 VAC	Current Loop Output, 10-50 mA.	H to +	T.	
F2	.25 VAC	Current Loop Output, 10-50 mA	II to -		
F3	125 VOC	Current Loop Output, 10-50 mA	• to •		
F4	125 VDC	Current Loop Output, 10-50 mA	* to -		
F5	125 VDC	Current Loop Output, 10-50 mA	- to *		
F6	125 VDC	Current Loop Output, 10-50 mA	- to -		
F7	250 VOC	Current Loop Output, 10-50 mA	* to *		
FB	250 VDC	Current Loop Output, 10-50 mA	+ to -		
F9	250 VOC	Current Loop Output, 10-50 mA	- to •		
F 10	250 VOC	Current Loop Output, 10-50 mA	- to -		
FII	580 VAC	Current Loop Output, 10-50 mA	H to +		
F12	580 VAC	Current Loop Output, 10-50 mA	H to -		
F 13	250 VDC	Digital Contact Dutput, EN	+ to NO		
F14	250 VDC	Digital Contact Output, EN	+ to NC		
F 15	250 VDC	Digital Contact Output, EN	- to NO		
F16	250 VOC	Digital Contact Output, EN	- to NC		
F17	580 VAC	Digital Contact Output, EN	H to NO		
F 18	580 VAC	Digital Contact Output, EN	H to NC		
F 19	125 VAC	Portial Trip Output, EN	H to LO		
F20	125 VAC	Partial Trip Output, EN	H to HI		
F21	125 VDC	Partial Trip Output, EN	* to L0		
F22	125 VDC	Partial Trip Output, EN	- to £0		
F23	125 VBC	Partial Trip Output, EN	+ to III		
F24	125 VDC	Partial Trip Output, EN	- to HI		
F25	250 VDC	Partial Trip Output, EN	- to HI		
F26	250 VDC	Partial Trip Output, EN	• to HI		

TABLE 8-2a (Continued)

Test No.	Voltage Level	Type of 1/0 Board	Test Connect lons	Effects on Adjacent Channels	Damage
•F27	250 VDC	Partial Trip Output, EN	• to L0		
•F28	250 VOC	Partial Trip Output, EN	- to LO		
F29	250 VDC	Partial Trip Output, DEN	+ to HI		
F30	250 VOC	Partial Trip Output, EN	• to HI		
F31	250 VDC	Partial Trip Output, EN	- to HI		
F32	250 VDC	Partial Trip Output, DEN	- to HI		
F33	250 VDC	Partial Trip Output, EN	- to L0		
F34	250 VDC	Partial Trip Output, DEN	- to 10		
F35	250 VDC	Partial Trip Output, EN	* to 10		
F36	250 VDC	Partial Trip Output, DEN	+ to to		
F37	580 VAC	Partial Trip Output, EN	H to LO		
F38	580 VAC	Partial Trip Output, DEN	H to LO		
F39	580 VAC	Partial Trip Output, EN	H to HI		
F40	580 VAC	Partial Trip Output, DEN	H to HI		

· - Tests of original partial trip output board design

EN - energized DEN - Deenergized

NO - Normally Open NC - Normally Closed

TABLE 8-26 LINE-TO-LINE TESTS

No.	Voltage Level	Type of 1/0 Board	Test Connect lons	Adjacent Channels	Damage
F41	125 VAC	Current Loop Output, 10-50 mA	H to +, N to -	F	
F42	125 VOC	Current Loop Output, 10-50 mA	+ to +, - to -		
F43	125 VDC	Current Loop Output, 10-50 mA	- to +, + to -		
F44	250 VDC	Current Loop Output, 10-50 mA	+ to +, - to -		
F45	250 VBC	Current Loop Output, 10-50 mA	- to +, + to -		
F46	580 VAC	Current Loop Output, 10-50 mA	H to +, N to -		
F47	250 VDC	Digital Contact Output, EN	+ to NC to C		
F48	250 VDC	Digital Contact Output, EN	- to NC. + to C		
••F49	580 VAC	Digital Contact Output, EN	H to NC. N to C		
F50	125 VAC	Digital Contact Output, EN	H to NO. N to C		
F51	125 VDC	Digital Contact Dutput, EN	+ to NO to C		
F52	125 VDC	Digital Contact Output, EN	- to NO. + to C		
F53	250 VDC	Digital Contact Output, EN	* to NO to C		
F54	250 VDC	Digital Contact Output, EN	- to NO. + to C		
F55	580 VAC	Digital Contact Output, EN	H to NO. N to C		
F56	250 VDC	Digital Contact Outpu , DEN	+ to NO, - to C		
F57	250 VDC	Digital Contact Output, DEN	- to NO. + to C		
••F58	580 VAC	Digital Contact Output, DEN	H to NO. N to C		
F59	125 VAC	Digital Contact Output, DEN	H to NC. N to C		
F60	125 VDC	Digital Contact Output, DEN	· to NC to E		
F61	125 VDC	Digital Contact Output, DEN	- to NC. + to C		
F62	250 VDC	Digital Contact Output, DEN	+ to NC, - to C		
F63	250 VDC	Digital Contact Output, DEN	- to NC, + to C		
F64	580 VAC	Digital Contact Output, DEN	H to NC. N to C		
F65	580 VAC	Digital Contact Output, DEN	H to NO. N to C		

0720c 1b-061688

994	580 VAC	Oigital	Digital Contact Output, EN	£ .	H to MC. N to C	
F67 F69 F70	125 VAC 125 VBC 125 VBC 250 VBC	Parties Parties	Trip Output. Trip Output. Trip Output.	3883	1 10 H. 10 10 10 H. 10 10 10 10 - 10 H.	
133	250 VDC 250 VDC	Partial Partial	Partial Trip Output. Partial Trip Output.	N N N	* to M to 10	
F73	250 VBC	Partial	Partial Trip Output, EN	ž	+ to HI to LO	
F74	SRO VAC	Partial	Partial Trip Output, DEN	N N	н то нт. и то 10	
F75	SBO VAC	Partial	Partial Trip Output, EN	N.	н то ні. м то 10	

** - lests of original digital contact output Board Design

9.0

EN: energized DEN: Deenergized

NC = Normally Open NC = Normally Closed

SURGE WITHSTAND CAPABILITY (SWC) TESTS

est	Test	Type of	Test Connect tons	Test
to.	Mode	:/O Board	Connections	
		Control Output EN	NO/C	
51	COM	Digital Contact Output, EN	NO/C	
5 2	TRANS	Digital Contact Output, EN	NO/C	
5 3	COM	Digital Contact Output, DEN	NO/C	
5 4	TRANS	Digital Contact Output, DEN	NC/C	
5 5	COM	Digital Contact Output, EN	NC/F	
5 6	TRANS	Digital Contact Output, EN	** /5	
5 7	COM	Digital Contact Output. DEN ,		
5 8	TRANS	Digital Contact Output, DEN	WATER TO	
5 9	COM	Digital Contact Output, EN		
	COM	Digital Contact Output, DEN	ND, 45.70	
510	TRANS	Digital Contact Output, EN	NG/NC	
511	TRANS	Digital Contact Output, DEN	NO/NC	
512	COM	Partial Trip Output, EN	H/N	
513	TRANS	Partial Trip Output, EN	H/N	
514		Partial Trip Outcut, DEN	H/N	
515	COM	Partial Trip Output, DEN	H/N	
516	TRANS	Current Loop Output, 10-50 mA	•/-	
517	COM	Current Loop Output, 10-50 mA	•/-	
518	TRANS	Current Loop Output, 10-50 mA	+/-	
519	COM	Current Loop Output, 10-50 mA	•/-	
520	TRANS	Wide Range RTD Input	V+. V I+. I-	
521	COM	Wide Range RID Input	V+. V-	
522	TRANS		1+, 1-	
523	TRANS	Wide Range RID Input	V+. 1-	
524	TRANS	Wide Range RID Input		
525	TRANS	Wide Range RTD Input	V+, 1+	
		n orn land	V 1-	
526	TRANS	Wide Range RID Input	V I+	
527	TRANS	Wide Range RID Input		
528	COM	Wide Range RTD Input	V+, V-, I+, I-	
		Wide Range RID Input	V+. V-	
529	TRANS	Wide Range RID Input	1+, 1-	
530	TRANS	Narrow Range RID Input	V+. V 1+, 1-	
531	COM			
532	TRANS	Narrow Range RTD Input	V+, V-	
533	TRANS	Narrow Range RTD Input	1*, 1-	
534	COM	Narrow Range RTD Input	V+. V I*, I-	

TABLE 8-3 (com (mued) SURGE WITHSTAND CAPABILITY (SWC) TESTS

Test No.	Test Mode	Type of 1/0 Board	Test Connect Ions	Test Effect
•535	TRANS	Narrow Range RID Input	V+, V-	Γ
•536	TRANS	Narrow Range RTD Input	11. 1-	
537	COM	Narrow Range RTD Input	V+, V-, 1+, 1-	
538	TRANS	Narrow Range RTD Input	V+. V-	
539	TRANS	Narrow Range RTD Input	1+, 1-	
•540	COM	Narrow Range RTD Input	V+, V-, 1+, 1-	
•541	TRANS	Narrow Range RTD Input	V+, V-	
*542	TRANS	Narrow Range RTD Input	11, 1-	
•543	COM	Narrow Range RTD Input	V+, V-, I+, I-	
544	COM	WR RTD 0-10V Input	•/-	
545	TRANS	WR RID 0-10V Input	•/-	
546	COM	Current Loop Input, 10-50 mA, act	15+/11+	
547	COM	Current Loop Input, 10-50 mA, act	LS+, LI+, LS, LI-	
548	TRANS	Current Loop Input, 10-50 mA, act	LS+. LS-	
549	TRANS	Current Loop Input, 10-50 mA, act	U+. U-	
550	TRANS	Current Loop Input, 10-50 mA, act	LS+, LI+	
551	COM	Current Loop Input, 10-50 mA, pass	LI+, LI-	
552	TRANS	Current Loop Input, 10-50 ma, pass	u•, u-	
553	COM	Current Loop Input, 4-20 mA, act	u+, u-	
554	TRANS	Current Loop Input, 4-20 mA, act	L1+, L1-	
\$55	COM	AC Input, Cabinet Power	H/N	
556	TRANS	AC Input, Cabinet Power	H/N	
557	TRANS	Digital Contact Output, EN	NC/C	
558	TRANS	Digital Contact Output, DEN	NO/C	

^{* *} Tests performed at 60 HZ repetition rate

AOS: Analog Output Signal Shifts

10F: Irip Output Fallures

NO = Normally Open NC = Normally Closed

LS = Loop Supply

LI = Loop Input

EN = Energized

DEN = Deenergized

act = Active

pass = Passive

^{.. *} Test performed at 50 HZ repetition rate

^{+ -} Retests required due to modifications made during fault testing

Test Effect						
(Cabinet Side)	FRONT	FRONT	FRONT	FRONT	FRONT	пон
Polar Izat Ion	VERT	HORZ	HOR2	HORZ	VERT HORZ	VERT
An 'ma Type	BICONICAL.	BICONICAL	LOG PER1001C	106 PER1001C 106 PER1001C	LOG PERIODIC BICONICAL	L06 PER1001C
Frequency Band(SEZ)	091	091	005	000	900	98
Frequency	20 - 160	20 - 160	160 - 500	500 - 1000 160 - 500	560 - 1000 20 - 160	160 - 500
Freid	3 V/R	3 V/m	3 V/m	3 V/m 3 V/m	3 V/m	3 V/m
Test		RF 2	6 #	RF 5	RF 6	RF 8

AOS - Analog Output Signal Shifts 10f - Trip Output Failures

Te		Field Strength	Frequency Band(MHZ)	Antenna Type	Polar tzat Ion	(Cabinet Side) Target	Test Effect
RF		3 V/m	500 - 1000	LOG PERIODIC	VERT	RIGHT [
RF	10	3 V/m	20 - 160	BICONICAL	VERT	LEFT	
222	11	3 V/m	500 - 1000	LOG PERIODIC	HORZ	LEFT	
	12	3 V/m	160 - 500	LOG PERIODIC	HORZ	LEFT	
RF	13	3 V/m	500 - 1000	LOG PERIODIC	HORZ	REAR	
RF	14	3 V/m	160 - 500	LOG PERIODIC	VERT	REAR	
	15	3 V/m	500 - 1000	LOG PERIODIC	VERT	REAR	
	16	3 V/m	160 - 500	LOG PERIODIC	HORZ	REAR	
		3 V/m	20 - 160	BICONICAL	VERT	REAR	
	17	3 V/m	20 - 160	BICONICAL	HORZ	REAR	
RF	19	10 V/m	20 - 160	BICONICAL	HORZ	FRONT	
RF	20	10 V/m	500 - 1000	LOG PERIODIC	HORZ	FRONT	
	21	10 V/m	160 - 500	LOG PERIODIC	HORZ	FRONT	

D.C

8-25

TABLE 8-4a (Continued) RADIO FREQUENCY MIDULATION TEST RESULTS (ALL RESULTS WITH CABINET DOORS CLOSED)

est No.	Field Strength	Frequency Band(MHZ)	Antenna Type	Polar Ization	(Cabinet Side) Target	Test Effect
F 22	10 V/m	500 - 1000	LOG PERIODIC	VERT	FRONT	
F 23	10 V/m	160 - 500	LOG PERIODIC	VERT	FRONT	
F 24	10 V/m	20 - 160	BICONICAL	VERT	FRONT	
F 25	10 V/m	20 - 160	BICONICAL	HORZ	RIGHT	
26	10 V/m	160 - 500	LOG PERIODIC	VERT	RIGHT	

TABLE 8-4a (Continued)
RADIO FREQUENCY MUDULATION TEST RESULTS
(ALL RESULTS WITH CABINET DOORS CLOSED)

Test No.	Field Strength	Frequency Band(MHZ)	Antenna Type	Polar Izat Ion	(Cabinet Side) Target	Test Effect
RF 27	10 V/m	500 - 1000	LOG PERIODIC	VERT	RIGHT	
F 28	10 V/m	20 - 160	BICONICAL	VERT	LEFT	
RF 29	10 V/m	160 - 500	LOG PERIODIC	HORZ	LEFT	
F 30	10 V/m	500 - 1000	LOG PERIODIC	HORZ	LEFT	
F 31	10 V/m	20 - 160	BICONICAL	HORZ	REAR	
F 32	10 V/m	20 - 160	BICONICAL	VERT	REAR	

8-27

est No.	Field Strength	Frequency Band(MHZ)	Antenna Type	Polar ization	(Cabinet Side) Target	Test Effect	
F 33	10 V/m	500 - 1000	LOG PERIODIC	HORZ	REAR		
F 34	10 V/m	500 - 1000	LOG PERIODIC	VERT	REAR		
F 35	10 V/m	160 - 500	LOC PERIODIC	VERT	REAR		
F 36	10 V/m	160 - 500	LOG PERIODIC	HORZ	REAR		
						L	

RADIO FREQUENCY KEYING TEST RESULTS
(ALL RESULTS WITH CABINET DOORS CLOSED)

Test No.	Field Strength	Frequency Band(MHZ)	Antenna Type	Polar Ization	(Cabinet Side) Target	Test Effect	
RF 37	3 V/m	20 - 160	BICONICAL	HORZ	FRONT		
RF 38	3 V/m	160 - 500	LOG PERIODIC	HORZ	FRONT		
RF 39	10 V/m	160 - 500	LOG PERIODIC	HORZ	FRONT		
RF 40	10 V/m	20 - 160	BICONICAL	HORZ	FRONT		
RF 41	10 V/m	500 - 1000	LOG PERIODIC	HORZ	FRONT		
RF 42	3 V/m	20 - 160 160 - 500	LOG PERIODIC	VERT VERT	FRONT		
RF 44	3 V/m 10 V/m	160 - 500	LOG PERIODIC	VERT	FRONT		
RF 45	10 V/m	20 - 160	BICONICAL	VERT	FRONT		
RF 46	10 V/m	500 - 1000	LOG PERIODIC	VERT	FRONT		

AOS - Analog Output Signal Shifts TOF - Trip Output Failure

SECTION 9

The Eagle 21™ system performance satisfied the acceptance criteria stated in section 7. The microprocessor subsystem maintained continuous operation while subjected to the abnormal events described in section 5.

Analog output signal noise coupled wire-to-wire or through the analog output channel has no effect on the protective action of the plant protection system since the Eagle 21™ does not use analog output signals for protection signal transmission. Analog output signals are used as interfaces to the plant control and monitoring equipment (e.g., computer, post-accident monitoring system (PAMS)).

9.1 NOISE TESTS

The protective action of the Eagle 21° system was not affected by noise injected into or adjacent to class non-1E wiring. Analog output signal noise recorded was coupled wire-to-wire or through the analog output channel. Possible analog output noise effects on plant class non-1E systems and PAMS are summarized as follows:

- o The AC noise sources (AC chattering relay, Mil-Spec noise source #1) generated noise spikes on the analog output signal. No change in the nominal DC value of the analog output signal was recorded. These noise spikes will not affect slow responding monitoring equipment.
- The DC and high voltage transient noise sources produced a shift in the nominal DC value of the analog output signal of 0.5% or less. Since the accuracy requirements of the plant monitoring systems are large compared to the observed effects, these effects are considered minimal.

9.2 FAULT TESTS

The protective action of the Eagle 21^M system was not affected by the injection of credible faults into the designated class non-1E to class 1E isolators. Analog output signal noise recorded was coupled wire to wire and consisted of a noise spike of 0.88% or less upon fault application. No change in the nominal DC value of the analog output signal was recorded. These noise spikes will not affect monitoring equipment.

9.3 SURGE WITHSTAND CAPABILITY (SWC) TESTS

The protective action of the Eagle 21™ system was not affected by the application of the surge withstand test wave to the designated class non-1E to class-1E isolators. In addition, no component damage occurred and no changes in channel calibrations were recorded due to the application of the surge withstand test wave to any cabinet input/output under test.

9.4 RADIO FREQUENCY INTERFERENCE TESTS

The Eagle 21^{∞} system remained operational while exposed to radio frequency interference (RFI). Analog input/output processing and protective action functions were affected but demonstrated full recovery upon removal of the RFI. To avoid protection system perturbations, Westinghouse recommends that the Eagle 21^{∞} system equipment room(s) be "zoned" to prohibit the use of transceivers in the 20-700 MHz band.

APPENDIX A PARTIAL TRIP OUTPUT BOARD SURGE WITHSTAND CAPABILITY ANALYSIS

Performed by: R. Nero, Westinghouse

During the fault testing portion of the qualification test for EAGLE-21^M, it was necessary to modify the output circuitry of the EPT I/O board. Since the modification did not affect the portion of circuitry that was designed to handle high frequency oscillatory surges, the SWC tests (IEEE-472-1974) were not rerun on the EPT I/O board.

	modification	involved	suppresser	devices on	the output.	t	1 _c
1							

To substantiate the decision not to rerun the SWC tests (IEEE-472-1974) on the EPT I/O board, analysis was performed with a circuit analysis program $\begin{bmatrix} & & & \\ &$

0720c 16-061068



Figure A-1. EPI Common Mode Equivalent Circuit

Figure A-3. [PJ Differential Mode Equivalent Circuit

Figure A-4. EPT Differential Mode SWC Test Response

APPENDIX B EAGLE 21™ SIGNAL CONDITIONING AND MICROPROCESSOR PRINTED CIRCUIT BOARDS

TABLE OF CONTENTS


Section		<u>Title</u>	Page
B.1	Signal	Conditioning Boards	B-3
	B.1.1	Eagle Analog Input (EAI) Signal Conditioning Board	B-3
	B.1.2	Eagle RTD Input (ERI) Signal Conditioning Board	B-6
	B.1.3	Eagle Partial Trip (EPT) Signal Conditioning Board	B-9
	B.1.4	Eagle Contact Dutput (ECO) Signal Conditioning Board	B-11
	B.1.5	Eagle Analog Output (EAO) Signal Conditioning Board	B-13
B.2	Microproce	essor Boards	B-15
	B.2.1	Digital Filter Processor (DFP) Board	B-15
	B.2.2	Analog-to-Digital Converter (ADC) Board	B-17
	B.2.3	Loop Calculation Processor (LCP) Board	B-18
	B.2.4	Loop Processor Subsystem Digital Input/Output (LPSDIO) Board	8-19
	B.2.5	Digital-to-Analog Converter (DAC) Board	B-21
	B.2.6	Loop Processor Subsystem Data Link Handler (DLH) Board	B-22
	B.2.7	Tester Subsystem Data Link Handler (DLH) Board	B-23
	B.2.8	Test Sequence Processor (TSP) Board	B-25
	B.2.9	High Precision Digital-to-Analog Converter (HPDAC) Board	B-26
0720c:1b-0616	B.2.10	Tester Subsystem Digital Input/Output (TSDIO) Board	B-28

- B.1 Signal Conditioning Boards
- B.1.1 Eagle Analog Input (EAI) Signal Conditioning Board
- B.1.1.1 Functional Description

The EAI board is classified as 1E protection-grade equipment, but since it receives inputs from protection-grade transmitters and supplies outputs to the protection-grade loop processor subsystem, it is not a class 1E isolation barrier.

- B.1.1.2 Performance Specifications
- B.1.1.2.1 Analog Input Characteristics --

_ b,c



0720c | b-061646


8.1.2 Eagle RTD Input (ERI) Signal Conditioning Board

B.1.2.1 Functional Description

The ERI boards are classified as 1E protection-grade equipment, but since they receive inputs from protection-grade RTDs and supply outputs to the protection-grade loop processor subsystem, they are not class 1E isolation barriers.

- B.1.2.2 Performance Specifications
- B.1.2.2.1 Analog Input Characteristics --

D,C



B.1.3 Eagle Partial Trip (EPT) Signal Conditioning Board

B.1.3.1 Functional Description

[The four EPT channels are fail-safe in that the failure of the loop processor subsystem causes the channels to trip after a brief time-out period.] In most applications, the EPT receives input signals from the class 1E LPS and sends output signals to the class 1E voting logic systems (SSPS or relay logic). In these applications it is not a class 1E isolation barrier. However the EPT has been classified as a class 1E isolation barrier for possible future applications.

B.1.3.2.1 Digital Output Characteristics --_ b,c B.1.3.2.2 Power Supply Requirements --

B.1.3.2 Performance Specifications

07200 15-061668

	B.1.4	Eagle Conta	et Output	(ECO)	Signal	Conditioning	Board
--	-------	-------------	-----------	-------	--------	--------------	-------

B.1.4.1 Functional Description

 Provides class 1E isolation between the protection cabinet and the control systems that receive the contact signals

07204 10-061668

B.1.4.2 Performance Specifications

8.1.4.2.1 Contact Output Characteristics --

B.1.4.2.2 Power Supply Requirements --

B-12

J b, c

J b.c

B.1.5 Eagle Analog Output (EAO) Signal Conditioning Boar	B.1.5	Eagle Ana	loc Output	(EAO) Signal	Conditioning	Board
--	-------	-----------	------------	--------------	--------------	-------

B.1.5.1 Functional Description

2. Provides class IE isolation for current loop signals sent to field receivers such as control board indicators and process control loops

0720c 16-061686

B.1.5.2 Performance Specifications

B.1.5.2.1 Analog Output Characteristics --

B.1.5.2.2 Power Supply Requirements --

_ b,c

→ b,c

0720c 16-06166

- B.2 Microprocessor Boards
- B.2.1 Digital Filter Processor (DFP) Board
- B.2.1.1 Functional Description

h .

B.2.1.2 Performance Specifications

B.2.1.2.1 Power Supply Requirements --

J b,c

B.2.2 Analog to Digital Converter (ADC) Board

B.2.2.1 Functional Description

0720c 10-061688

B.2.2.2 Performance Specifications B.2.2.2.1 Compatibility --B.2.2.2.2 Power Supply Requirement --

0720c 15-061668

__ b,c

- B.2.3 Loop Calculation Processor (LCP) Board
- B.2.3.1 Functional Description

B.2.3.2 Performance Specifications

B.2.3.2.1 Power Supply Requirements --

B.2.4 Loop Processor Subsystem Digital Input/Output (LPSDIO) Board

B.2.4.1 Functional Description

0720c 16-061668

B.2.4.2 Performance Specifications B.2.4.2.1 Power Supply Requirements --→ b,c B.2.5 Digital-to-Analog Converter (DAC) Board B.2.5.1 Functional Description

0720c 10-061684

B.2.5.2 Performance Specifications

B.2.5.2.1 Electrical Specifications --

_b,c

_b,c B.2.5.2.2 Power Supply Requirements Jb, € B.2.6 Loop Processor Subsystem Data Link Handler (DLH) Board B.2.6.1 Functional Description

0720c 10-061668

B.2.6.2 Performance Specification B.2.6.2.1 Power Supply Requirement (as shipped) --_b,c B.2.7 Tester Subsystem Data Link Handler (DLH) Board B.2.7.1 Functional Description

B.2.7.2 Performance Specification

B.2.7.2.1 Power Supply Requirement (as shipped) --

B.2.B Test Sequence Processor (TSP) Board

B.2.8.1 Functional Description

0720c 10-061686

B.2.8.2 Performance Specifications

B.2.B.2.1 Power Supply Requirements --

J b, c

07206 10-061666

B.2.9 High Precision Digital-to-Analog Converter (HPD	DAC) B	oard
---	--------	------

B.2.9.1 Functional Description

8.2.9.2 Performance Specifications

B.2.9.2.1 Electrical Specifications --

0720c 19-081668

_b,c

B.2.9.2.2 Power Supply Requirements _b,c B.2.10 Test Subsystem Digital Input/Output (TSDIO) Board B.2.10.1 Functional Description

8720c 16-061866

0720c 16-061868

B.2.10.2 Performance Specifications

B.2.10.2.1 Power Supply Requirements --

APPENDIX C

FOR
EAGLE-21 PROTECTION
SYSTEM

1.0 INTRODUCTION

This procedure details the electrical interference "noise" tests to be applied to the Eagle-21 protection system.

These tests will consist of applying the following noise sources to the antenna/non-class IE wiring and measuring the effects on system input/output processing.

- o Random Noise
- o Crosstalk Noise
- o Mil N19900 Noise
- o High Voltage Transient Noise
- o Static Noise

The test configuration is documented in Attachment B.

2.0 PREPARATION FOR TEST

- 2.1 Connect the field cabling to sensor simulation, load simulation, and contact output loads per Attachments B, C and table 1-1.
- 2.2 Obtain system baseline data:
 - 2.2.1 System baseline data will be taken to verify system operation. Input voltage and current and resistance values corresponding to 0 100% of scale in 25% increments and record. Obtain HMI printout of analog input information and record analog input/output readings via data logger printout.
 - 2.2.2 Set signal inputs per table 1-1. Adjust analog input signals, using the MMI to obtain the expected engineering unit values specified in table 1-1. Using figure B-6 as a reference, adjust the variable RTD channel per the following procedure:
 - o Open the manual switch input to the variable RTD board.

- o Adjust the high adjust potentiometer so that channel TE-441A3 reads 618.261+/-.375 Deg f on the MMI.
- o Verify that the TAVG MMI reading equals 589.740 + .2 Deg f.
 Verify the following actual bistable output status:

TS/441C - Not Tripped

TS/4416 - Not Tripped

TS/441D - Not Tripped

TS/441H - Not Tripped

TS/442D - Tripped

TS/442G - Tripped

Obtain a printout of the Delta T/TAVG system analog inputs, analog test points and comparator information MM1 screens.

- o Close the manual switch input to the variable RTD board.
- o Adjust the low adjust potentiometer so that channel TE-441A3 reads 615.501+/-.375 Deg f on the MMI.
- Verify that the Delta T MMI reading equals 104.237-.3PU.
 Verify the following actual bistable output status:

TS/1441C - Tripped

TS/14416 - Tripped

TS/1441D - Tripped

TS/1441H - Tripped

TS/1442D - Not Tripped

TS/1442G - Not Tripped

Obtain a printout of the Delta T/TAVG system analog inputs, analog test points and comparator information MMI screens.

- o Open the manual switch input to the variable RTD board and record the results. Obtain MMI printout of analog input information and record analog input/output readings via data logger printout.
- 2.2.3 Set the function generator output to the variable RTD board (see figure B-3) in the positive square wave pulse mode with a 0-5 volt amplitude at .05HZ and a duty cycle of approximately 10%.
- 2.2.4 Close the recorder start switch and verify that the trip output signals switch upon receipt of the function generator switch signal (positive square wave pulse).

3.0 NOISE TEST PROCEDURE SEQUENCE

The noise test sequence described below will be followed for each noise test type specified in Sections 4.0 through 8.0.

3.1 Pretest

Obtain a data logger printout of "normal" analog input/output and digital nutput values.

- 3.2 Disconnect data logger and verify "antenna" connections and configuration for each injection point per Attachment A.
- 3.3 Connect the noise source and verify the readiness of the data acquisition system. Enter identifying records in tape recorder log and noise test data sheet (figure 1-6). Follow the test specific instructions given in Sections 4 through 8.
- 3.4 Disconnect the data logger, close the recorder start switch, start the tape recorder and record 2 minutes of pretest data. Simultaneously energize the noise sources and close the event marker switch. Record 2 minutes of data with the noise source applied. Observe the strip chart recorder and record and analog output signal deviations

and/or trip output status failures. A trip output status failure is defined as a failure of a trip output signal to switch upon receipt of the switch signal from the test station. Remove the noise source and open the event marker switch. Record 2 minutes of post test data and open the recorder start switch and stop the tape recorder.

- 3.5 Obtain a data logger printout and confirm system recovery by comparing to pretest data. Record any discrepancies.
- 3.6 With the system confirmed to be in the pretest condition, proceed to the next test.

4.0 RANDOM NOISE TEST

- 4.1 Connect the [J_{b,c} random noise generator to the ENI 240L power amplifier as shown in figure 1-1. Connect the center conductor of the power amplifier to one conductor of the antenna. Terminate the cabinet end of the antenna to an unused internal block connection.
- 4.2 Follow the instructions given for antenna coupled tests given in Table A-2a. Follow the test sequence described in Section 3 for each channel designated in Table A-2a.

5.0 CROSSTALK NOISE TEST

- 5.1 Connect the 125 volt DC chattering relay to the antenna assembly as shown in figure A-2a. Short the cabinet end of the antenna across an unused terminal block connection. Terminate and load the non-1E test cable as specified in Table A-2a.
- 5.2 Follow the test sequence described in Section 3 for each channel designated in Table A-2a.
- 5.3 Repeat 5.1 and 5.2 above using a 118V AC chattering relay. (figure 1-2b)

- 5.4 Disconnect the cabinet end of the antenna and terminate across the first set of terminals shown in Table A-2b. Disconnect the isolator wiring and short the wires specified in Table A-2b.
- 5.5 Follow the test sequence described in Section 3 for each channel designated in table A-2b.
- 5.6 Repeat 5.4 and 5.5 above using a 125 volt DC chattering relay. (figure 1-2b)

6.0 MIL N19900 NOISE TEST

- 6.1 Connect "noise source 1" to the antenna assembly as shown in figure 1-3. Short the cabinet end of the antenna across an unused terminal block connection. Terminate and load the non-IE test cable as specified in Table A-2a.
- 6.2 Follow the test sequence described in Section 3 for each channel designated in Table A-2a.
- 6.3 Repeat 6.1 and 6.2 above using "noise source 2." (see figure 1-3)

7.0 SURGE TRANSIENT GENERATOR

- 7.1 Connect the []_{b,c} surge generator and []_{b,c} isolation network as shown in figure 1-4. Terminate the cabinet end of the antenna across 150 ohms. Terminate and load the non-1E test cable as specified in Table A-2a.
- 7.2 Follow the test sequence described in Section 3 for each channel designated in Table A-2a.

8.0 STATIC NOISE TEST

- 8.1 Connect the 580 VAC static noise source to the antenna assembly as shown in figure 1-5. Terminate the cabinet end of the antenna across two separate (open circuit) unused terminal block connections. Terminate and load the non-1E test cable as specified in Table A-2a.
- 8.2 Follow the test sequence described in Section 3 for each channel designated in Table A-2a.
- 8.3 Disconnect the cabinet end of the antenna and terminate across the first set of terminals shown in table A-2b. Disconnect the isolator wiring at the termination frame and open circuit the wires as specified in table A-2b.
- 8.4 Follow the test sequence described in Section 3 for each channel designated in table A-2b.

(See figure 5-3 of WCAP test report)

Figure 1-1 Random Noise Test Connections

(See figure 5-4a of WCAP test report)

Figure 1-2a Crosstalk Noise - Chattering dc Relay Test Connections

(See figure 5-4b of WCAP test report)

Figure 1-2b Crosstalk Noise - Chattering ac Relay Test Connections

(See figure 5-5 of WCAP test report)

Figure 1-3 Military Specification Noise Sources

(See figure 5-6 of WCAP test report)

Figure 1-4 High Voltage Transient Noise Test Connections

(See figure 5-7 of WCAP test report)

Figure 1-5 Transformer Connection for the 580 Vac Static Noise Source

9.0 ACCEPTANCE CRITERIA

9.1 Description

The acceptance criteria for the Eagle 21 (IE Safety Related System) is that the system shall maintain protective actions before, during and after the injection of credible noise into or adjacent to the class non-IE wiring.

0

TABLE 1-1 SDENLATED INPUT SIGNAL

		Chemel Been	Chamel Tag #	Yerutsel Block		Termine Connect Lo		1/0 Board Location		1/0 Soard Connection Lo	•	Simulator Signal	Espected Digmeli in E.V.
	1.	Soutron Flux Lower Ion	67-441A	19-C	•	•	•	137-4	0	19		1.00	10.00 ± .005
	2.	Section Flux Oppor Ion	97-4419	19-C	1	•	•	137 4	,	•		4.64 volt	20.00 ± .003
	9.	Prosourisor Presoure	PY/450Q	13-9			-	137-0	11	12	14	30,75 PM	2235 ± 1.00
	٠.	Cold Log Temperature	72-4419	13-9	1,2	4,3	5	131-6	6,3	7.4	1	425,000 ohus	562.70 ± .379
	5.	Cold Log Tomperature	TE-4409	19-9	7,0	10,0	11	137-6	0,11	0,12	14	425.000 otmo	502.70 ± .375
	€.	Sot Log Temperature	7E-441A1	19-A	1,2	4,3	•	137-5	6,3	7.4	1	447,302 olase	010.041 2 .379
7	7.	Bot Log Temperature	TE-441A2	13-A	7,0	10,0	11	137-5	0,11	0,12	14	447,992 ohus	010.041 ± .375
7	•.	Set Log Temperature	TE-441A3	19-C	0,0	11,10	12	137-5	20,17	21,16	15		± 100
	•.	Stom Generator Level Loop 2	LT-502'	15-2	•	•	,	137-2	•	11	14	24	25 ± .1201
	10.	Stem Comerator Level Loop 3	LT-505	19-E	•	•	•	197-2	20	17	19	***	75 ± .1202
	11.	RCS Wide Range Pressure	PT-408	19-8	1	•	,	197-0	20	10	19	12 🖦	1500 ± 9.70
	12.	Procountson Vapor	TE-454	13-0	1,2	4,3	,	137-4	20,17	21,10	19	400 0000	400.200 ± 1.05
	13.	Residual Bost Removal Pump Discharge Temp	TT-612	13-D	•,•	11,10	12	137-4	22,25	23,20	20	300 CONE	200.400 ± 1.05

BOTE: - IX - Veriable RTD input, set nominelly at 447.175 chas (615.302 Deg f) for the low resistance reading and 448.284 chase (818.281 Deg f) for the high resistance reading. See step 2.3.2 for details.

EAGLE-21 NOISE TEST REPORT

TEST TYPE/PROCEDU	JRE MUMBER(REV)			•
	CHANNEL NUMBER/TAG NO			
DATA LOGGER PRINT (PRETEST/POST-TES				
BISTABLE PERFORM	ANCE (PASS/FAIL):	_		
REMARKS/OBSERVAT	IONS:			
ANALOG OUTPUT	PRETEST	N	OISE APPLIED	
NAME/TAG NO.	DC VALUE P-P NOISE	DC VALUE	P-P NOISE	MOEV
PZR VAP/T454A				
NR TEMP/T441L				
NR TEMP/T441K				
WR PRE/P4088				
TAPE SET:				
TAPE FOOTAGE:				
(PRETEST/TEST/PC	DST-TEST)			
REMARKS/OBSERVAT	TIOHS:			
PERFORMED BY/DA	TE:			

Figure 1-6. Noise Test Data Sheet

ATTACHMENT A NOISE INJECTION "ANTENNA" CONNECTIONS

MOTE: The antenna for noise injection is to be a 40 foot length of unshielded, non-twisted two conductor cable bundled to the non-class le test cable. The class non-le test cable shall consist of a non-shielded twisted pair cable. The antenna and class non-le cabling is separated from the class-le cabling outside the protection cabinet. The antenna, class-le and class non-le cabling are all bundled together inside the protection cabinet. See figures B-l and B-2 for antenna placement.

This attachment contains the following tables:

- Table A-la Noise Injection Field Connections (Antenna Coupled)
- Table A-1b Noise Injection Field Connections
 (Direct Coupled)

TABLE A-1a
NOISE INJECTION FIELD CONNECTEON (Antenna Coupled)

CONNECT NON-1E TEST CABLE TO									
Channel #	1/0 Description	Channel Tag #	Terminal Block		rminal nnecti Lo	STATE OF THE STATE OF	Isolator Type	1/0 Board Location/ Channel #	CONNECT LOAD TO NON-IE TEST CABLE
1.	Bistable Partial Trip	1TS/442G	13- M	1	2		Class non 1E/1E Isolation Barrier	13T-10/1	40 Watt Light Bulb
2.	Analog Output	IPY/408A	13-N	٠	5	6	Class non 1E/1E Isolation Barrier	13T-16/2	600 OHMS
3.	Contact Output (No)	ITY/441A	13-M	7	8		Class non 1E/1E Isolation Barrier	137-12/2	Open Circuit
4.	Contact Output (NC)	ITY/441A	13-M*	7	8		Class non 1E/1E Isolation Barrier	13T-12/2	Open Circuit
5.	Contact Output (No)	TY/441A	13-M	7	8		Class non 1E/1E Isolation Barrier	13T-12/2	Short Circuit
6.	Contact Output (Nc)	TY/441A	13-M*	7	8		Class non 1E/1E Isolation Barrier	13T-12/2	Short Circuit

^{*}Move wire terminated on 13T-12-6 to 13T-12-7 to test NC configuration.

C-2

TABLE A-1b

NG:SE INJECTION FIELD CONNECTION (Direct Coupled)

Channel	1/9 Description	Channel Tag #	Terminal Block	Ant	nnect tenna to Lo	Isolator Type	I/O Board Location/ Channel #	DISCONNECT WIRES AT TERMINATION FRAME
1.	Bistable Partial Trip	1TS/442G	13-M	1	2	Class non 1E/1E Isolation Barrier	13T-10/1	2, 3
2.	Analog Output	IPY/408A	13-N	•	5	Class non 16/1E Isolation Barrier	13T-16/2	5, 7
3.	Contact Output	ITY/441A	13-M	7	8	Class non 1E/1E Isolation Barrier	13T-12/2	5, 6

ATTACHMENT B FIELD CONNECTIONS AND SIMULATION

This attachment contains the following figures:

0	Figure	B-1	Noise Test Setup (Antenna Coupled)
0	Figure	B-2	Noise Test Setup (Direct Coupled)
0	Figure	B-3	Strip Chart Recorder/Function Generator Connections
0	Figure	B-4	4-50 mA Transmitter
0	Figure	B-5	Wide Range Resistance Temperature Detector
0	Figure	B-6	Narrow Range Resistance Temperature Detector
0	Figure	B-7	10-50 mA Current Loop Output Monitoring
0	Figure	B-8	Contact Output Monitoring Connection
0	Figure	B-9	Partial Trip Output Monitoring

Cabinet Configuration Information:

The cabinet under test, Qualification Unit 2, is an exact replica of Watts Bar Nuclear Power Station Protection Rack 13. The following drawings document the cabinet configuration. Copies of these drawings will be included as part of the final test report.

Drawing Description	Drawing Number/Rev.
Terminal Block Wiring Diagram, Protection Set 4	1-47043 PW-13, rev. 3E
Process Control Block Diagram, Delta T/T _{AVG} System	108D408 sh. 10, rev. 11
Process Control Block Diagram, W.R. S.G. Level	108D408 sh. 34, rev. 8
Process Control Block Diagram, Pressurizer Liquid/Vapor Temp.	1080408 sh. 38, rev. 4

Process Control Block Diagram, RHR Pump Discharge Temp	1080408	sh.	39,	rev.	. 5
Process Control Block Diagram, RCS Wide Range Pressure	1080408	sh.	43,	rev.	. 1
Eagle-21 Schematic Diagrams,	1856E69	sh.	2,	rev.	2

Rack 13 Protection Set 4

(See figure 5-1 of WCAP test report)

Figure B-1 Noise Test Setup (Antenna Coupled)

(See figure 5-2 of WCAP test report)

Figure B-2 Noise Test Setup (Direct Coupled)




Figure B-3 Strip Chart Recorder/Function Generator Connections

(See figure 6-4 of WCAP test report)

Figure B-4 4-50 mA Transmitter

(See figure 6-5 of WCAP test report)

Figure B-5 Wide Range Resistance Temperature Detector (RTD)

(See figure 6-6 of WCAP test report)

Figure B-6 Narrow Range Resistance Temperature Detector

(See figure 6-7 of WCAP test report)

Figure 8-7 10-50 mA Current Loop Output Monitoring

(See figure 5-9 of WCAP test report)

Figure B-8 Contact Output Monitoring

(See figure 6-8 of WCAP test report)

Figure B-9 Partial Trip Output Monitoring

ATTACHMENT C TRANSIENT DATA RECORDING SYSTEM CONNECTIONS

This attachment contains the following:

- o Table C-1 Tape Recorded Data
- o Table C-2 Data Logger Recorded Data
- o Table C-3 Strip Chart Recorded Data

TABLE C-1

Channel	Recorded Signal	Tag	Terminal Block	123	ermina onnect Lo		Buffer Amplifie Gain
1.	Bistable Partial Trip	1TS/442D	13M	3	4		.05
2.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
3.	Bistable Partial Trip	ITS/441C	13-L	1	2		.05
4.	Bistable Partial Trip	ITS/441D	13-L	3	4		.05
5.	Bistable Partial Trip	ITS/441H	13-L	7	8		.05
6.	Bistable Partial Trip	1TS/441G	13-L	5	6		.05
7.	Contact Output	ITY/441	13-M	5	6		.02
8.	Analog Output E/I	ITY/454A	13-G	4	5	6	10
9.	Analog Output E/I	ITY/441L	13-K	7	10	11	10
10.	Analog Input I/E	IPY/4580	•				10
11.	Analog Output E/I	ITY/441K	13-K	1	4	5	10
12.	Analog Input 1/E	IPY/408	*				20
13.	Analog Output E/I	IPY/408B	13-N	7	8	9	10
14.	Function Generator Sig	. N/A	**				.05

^{*}Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**}Monitor function generator output signal. See figure B-3.

	DATA	TABLE C-2 LOGGER RECORD	ED DATA			
Channel	Recorded Signal			Terminal Connection Hi Lo Sh		
6.	Analog Input E/E	INY/441B	13-C	1	2	3
7.	Analog Input E/E	INY/441A	13-C	4	5	6
9.	Contact Output	ITY/441	13-M	5	6	
10.	Contact Output	ITY/441A	13-M	7	8	
22.	Analog Output E/I	1TY/441L	13-P	10	11	12
23.	Analog Output E/I	ITY/454A	13-G	4	5	6
24.	Analog Output E/I	ITY/441K	13-P	7	8	9
25.	Analog Output E/I	ILY/502B	13-K	1	4	5
26.	Analog Output E/I	IPY/408B	13-N	7	8	11
27.	Analog Output E/I	ILY/503B	13-K	7	10	11
35	Analog Input I/E	IPY/458Q				
36	Analog Input I/E	ILY/502				
37	Analog Input I/E	1LY/503				

Analog Input I/E IPY/408

38

^{*}Measure current across 20 ohm transmitter test resistor. See figure B-4.

	TABLE	C-3
STRIP	CHART	RECORDED

Channel	Recorded Signal	Tag	Terminal Block		ermina onnect Lo		Buffer*** Amplifier Gain
1.	Function Generator Sig.	N/A	**				.05
2.	Bistable Partial Trip	ITS/442D	13M	3	4		.05
3.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
4.	Bistable Partial Trip	ITS/441C	13-L	1	2		.05
5.	Bistable Partial Trip	ITS/441D	13-L	3	4		.05
6.	Bistable Partial Trip	ITS/441H	13-L	7	8		.05
7.	Bistable Partial Trip	ITS/441G	13-L	5	6		.05
8.	Analog Input E/E	INY/441B	13-C	1	2	3	2.0
9.	Contact Output	ITY/441	13-M	5	6		.02
10.	Analog Output E/I	ITY/454A	13-G	4	5	6	10
11.	Analog Output E/I	ITY/441L	13-K	7	10	11	10
12.	Analog Input I/E	IPY/458Q	*				10
13.	Analog Output E/I	ITY/441K	13-K	1	4	5	10
14.	Analog Input I/E	IPY/408					20
15.	Analog Output E/I	IPY/408B	13-N	7	8	9	10
16.	Analog Input E/E	INY/441A	13-C	4	5	6	2.0

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**} Monitor function generator output signal. See figure B-3.

^{***} Adjust buffer amplifier and/or strip chart recorder bias controls to obtain approximately mid-scale readings for analog input/output signals and full swing for digital output signal 0 to 1 transition.

FAULT TEST PROCEDURE

FOR

EAGLE-21 PROTECTION

SYSTEM

1.0 INTRODUCTION

This procedure details the electrical fault tests to be applied to the Eagle-21 protection system.

These tests will consist of applying fault voltages to the Eagle-21 system isolation devices. Tests are summarized by isolator board type below:

LINE TO GROUND FAULT TEST PERFORMED

Isolator Board

Faults Applied

Partial Trip Output, Energized	125 Vdc, 125 Vac, 250 Vdc, 580 Vac
Partial Trip Output, Deenergized	250 Vdc, 580 Vac
Digital Contact Output, NO, Energized	250 Vdc, 580 Vac
Digital Contact Output, NC, Energized	250 Vdc, 580 Vac
Current Loop Output	125 Vac, 125 Vdc, 250 Vdc, 580 Vac

LINE TO LINE FAULT TESTS PERFORMED

Isolator Board

Faults Applied

Partial Trip Output, Energized	125 VAC, 125 Vdc, 250 Vdc, 580 Vac
Partial Trip Output, Deenergized	250 Vdc, 580 Vac
Digital Contact Output, NO, Engergized	125 Vac, 125 Vdc, 250 Vdc, 580 Vac
Digital Contact Output, NC, Engergized	250 Vdc, 580 Vac
Digital Contact Output, NO, Deenergized	250 Vdc, 580 Vac
Digital Contact Output, NC, Deenergized	125 Vac, 125 Vdc, 250 Vdc, 580 Vac
Current Loop Output 10-50 mA	125 VAC, 125 Vdc, 250 Vdc, 580 Vac

The test configuration is documented in Attachment B.

2.0 PREPARATION FOR TEST

- 2.1 Connect the field cabling to sensor simulation, load simulation, and contact output loads per Attachment B and table 1-1.
- 2.2 Obtain system baseline data:
 - 2.2.1 System baseline data will be taken to verify system operation. Input voltage and current and resistance values corresponding to 0 100% of scale in 25% increments and record. Obtain MMI printout of analog input information and record analog input/output readings via data logger printout.
 - 2.2.2 Set signal inputs per table 1-1. Adjust analog input signals, using the MMI to obtain the expected engineering unit values specified in table 1-1. Using figure B-6 as a reference, adjust the variable RTD channel per the following procedure:
 - o Open the manual switch input to the variable RTD board.
 - o Adjust the high adjust potentiometer so that channel TE-441A3 reads 618.261+/-.375 Deg f on the MMI.
 - Verify that the TAVG MMI reading equals 589.740 + .2 Deg f.
 Verify the following actual bistable output status:

TS/441C - Not Tripped

TS/441G - Not Tripped

TS/441D - Not Tripped

TS/441H - Not Tripped

TS/442D - Tripped

TS/442G - Tripped

Obtain a printout of the Delta T/TAVG system analog inputs, analog test points and comparator information MMI screens.

- o Close the manual switch input to the variable RTD board.
- o Adjust the low adjust potentiometer so that channel TE-441A3 reads 615.501+/-.375 Deg f on the MMI.
- Verify that the Delta T MMI reading equals 104.237-.3PU.
 Verify the following actual bistable output status:

TS/1441C - Tripped

TS/1441G - Tripped

TS/1441D - Tripped

TS/1441H - Tripped

TS/1442D - Not Tripped

TS/1442G - Not Tripped

Obtain a printout of the Delta T/TAVG system analog inputs analog test points and comparator information MMI screens.

- o Open the manual switch input to the variable RTD board and record the results. Obtain MMI printout of analog input information and record analog input/output readings via data logger printout.
- 2.2.3 Set the function generator output to the variable RTD board (see figure B-3) in the positive square wave pulse mode with a 0-5 volt amplitude at .OSHZ and a duty cycle of approximately 10%.
- 2.2.4 Close the recorder start switch and verify that the trip output signals switch upon receipt of the function generator switch signal (positive square wave pulse).

3.0 FATT TEST PROCEDURE SEQUENCE

The fault test sequence described below will be followed for each isolator board type specified in Sections 4.0 through 6.0.

3.1 Pretest

Obtain a data logger printout of "normal" analog input/output and digital output values.

- 3.2 Disconnect data logger and verify "antenna" connections and configuration for each injection point per Attachment A.
- 3.3 Connect the fault voltage source and verify the readiness of the data acquisition system. Enter identifying records in tape recorder log and noise test data sheet (figure 1-6). Follow the test specific instructions given in Sections 4 through 6.
- 3.4 Disconnect the data logger, close the recorder start switch, start the tape recorder and record 1 minute of pretest data. Disconnect the test station from the channel under test. Simultaneously energize the fault voltage source and close the event marker switch. Record 1 minute of data with the fault voltage source applied. Observe the strip chart recorder and record any analog output signal deviations and/or trip output status failures. A trip output status failure is defined as a failure of a trip output signal to switch upon receipt of the switch signal from the test station. Remove the fault voltage source and open the event marker switch. Reconnect the test station to the channel under test. Record 1 minute of post test data and open the recorder start switch and stop the tape recorder.
- 3.5 Obtain a data logger printout and confirm system recovery by comparing to pretest data. Record any discrepancies. If channel under test or adjacent channels are inoperable and damaged following fault application, channel(s) must be repaired. Record all

- component and/or board (i.e.,blown/damaged PC track) repairs required to return channel under test or adjacent channel to operation. If board is damaged see note in Appendix A for guidance.
- 3.6 If the fault voltage source breaker is tripped the fault test is invalid. Increase the fault voltage source breaker current rating and repeat the test.
- 3.7 With the system confirmed to be in the pretest condition, proceed to the next test.

4.0 CURRENT LOOP OUTPUT BOARD TEST

- 4.1 Configure the []b,c transformer as a 125 VAC fault voltage source (figure 1-1). Monitor the channels designated per tables C-la, C-2a and C-2b.
- 4.2 Connect the transformer secondary hot lead to the terminal connection of the EAO channel under test as specified in table A-la. Connect the transformer secondary neutral lead to the primary neutral. Ensure that this connection is earth ground (third prong of the AC power feed).
- 4.3 Follow the test sequence in section 3 for each test specified in table A-la for the EAO channel under test.
- 4.4 Disconnect the transformer secondary neutral/primary neutral connection. Verify that the secondary neutral is not connected to earth ground (third prong of AC power feed).
- 4.5 Connect the transformer secondary hot and neutral leads to the terminal connection of the channel under test as specified in table A-1b.
- 4.6 Follow the test sequence in section 3 for each test specified in table A-1b for the EAO channel under test.

- 4.7 Connect the [Jb,c DC power supply as a 125 VDC fault voltage source (figure 1-2).
- 4.8 Connect the DC power supply positive and negative leads to the terminal connection of the EAO channel under test as specified in table A-2a.
- 4.9 Follow the test sequence described in section 3 for each test specified in table A-2a for the EAO channel under test.
- 4.10 Connect the DC power supply positive and negative leads to the terminal connection of the channel under test as specified in table A-2b.
- 4.11 Follow the test sequence in section 3 for each test specified in table A-2b for the EAO channel up test.
- 4.12 Connect the [Jb,c DC power supply as a 250 VDC fault voltage source (figure 1-2).
- 4.13 Connect the DC power supply positive and negative leads the terminal connection of the EAO channel under test as specified in table A-3a.
- 4.14 Follow the test sequence described in section 3 for each test specified in table A-3a for the EAO channel under test.
- 4.15 Connect the DC power supply positive and negative leads to the terminal connection of the channel under test as specified in table A-3b.
- 4.16 Follow the test sequence in section 3 for each test specified in table A-3b for the EAO channel under test.
- 4.17 Configure the []b,c transformer as a 580 VAC fault voltage source (figure 1-3).

- 4.18 Connect the transformer secondary hot lead to the terminal connection of the EAO channel under test as specified in table A-4a. Connect the transformer secondary neutral lead to the primary neutral. Ensure that this connection is earth ground (third prong of the AC power feed).
- 4.19 Follow the test sequence described in section 3 for each test specified in table A-4a for the EAO channel under test.
- 4.20 Disconnect the transformer secondary neutral/primary neutral connection. Verify that the secondary neutral is not connected to earth ground (third prong of AC power feed).
- 4.21 Connect the transformer secondary hot and neutral leads to the terminal connection of the channel under test as specified in table A-4b.
- 4.22 Follow the test sequence in section 3 for each test specified in table A-4b for the EAO channel under test.

5.0 DIGITAL CONTACT OUTPUT BOARD TEST

- 5:1 Configure the ']_{b,c} transformer as a 125 VAC fault voltage source (figure 1-1). Monitor the channels designated per table C-1b, C-2b, C-3b.
- 5.2 Connect the transformer secondary hot and neutral leads to the terminal connection of the ECO channel under test as specified in table A-1b.
- 5.3 Follow the test sequence in section 3 for each test specified in table A-1b for the ECO channel under test.
- 5.4 Connect the []b,c DC power supply as a 125 VDC fault voltage source (figure 1-2).

- 5.5 Connect the DC power supply positive and negative leads to the terminal connection of the channel under test as specified in table A-2b.
- 5.6 Follow the test sequence in section 3 for each test specified in table A-2b for the ECO channel under test.
- 5.7 Connect the []b,c DC power supply as a 250 VDC fault voltage source (figure 1-2).
- 5.8 Connect the DC power supply positive and negative leads to the terminal connection of the ECO channel under test as specified in table A-3a.
- 5.9 Follow the test sequence described in section 3 for each test specified in table A-3a for the ECO channel under test.
- 5.10 Connect the DC power supply positive and negative terminal leads to the terminal connection of the channel under test as specified in table A-3b.
- 5.11 Follow the test sequence in section 3 for each test specified in table A-3b for the ECO channel under test.
- 5.12 Configure the [Jb,c transformer as a 580 VAC fault voltage source (figure 1-3).
- 5.13 Connect the transformer secondary hot lead to the terminal connection of the ECO channel under test as specified in table A-4a. Connect the transformer secondary neutral lead to the primary neutral. Ensure that this connection is earth ground (third prong of the AC power feed).
- 5.14 Follow the test sequence described in section 3 for each test specified in table A-4a for the ECO channel under test.

- 5.15 Disconnect the transformer secondary neutral/primary neutral connection. Verify that the secondary neutral is not connected to earth ground (third prong of AC power feed).
- 5.16 Connect the transformer secondary hot and neutral leads to the terminal connection of the channel under test as specified in table A-4b.
- 5.17 Follow the test sequence in section 3 for each test specified in table A-4b for the ECO channel under test.

6.0 PARTIAL TRIP OUTPUT BOARD TEST

- 6.1 Configure the []_{b,c} transformer as a 125 VAC fault voltage source (figure 1-1). Monitor the channels designated per tables C-1c, C-2c, C-3c.
- 6.2 Connect the transformer secondary hot lead to the terminal connection of the EPT channel under test as specified in table A-la. Connect the transformer secondary neutral lead to the primary neutral. Ensure that this connection is earth ground (third prong of the AC power feed).
- 6.3 Follow the test sequence in section 3 for each test specified in table A-la for the EPT channel under test.
- 6.4 Disconnect the transformer secondary neutral/primary neutral connection. Verify that the secondary neutral is not connected to earth ground (third prong of AC power feed).
- 6.5 Connect the transformer secondary hot and neutral leads to the terminal connection of the channel under test as specified in table A-1b.

- 6.6 Follow the test sequence in section 3 for each test specified in table A-la for the EPT channel under test.
- 6.7 Connect the [Jb,c DC power supply as a 125 VDC fault voltage source (figure 1-2).
- 6.8 Connect the DC power supply positive and negative leads to the terminal connection of the EPT channel under test as specified in table A-2a.
- 6.9 Follow the test sequence described in section 3 for each test specified in table A-2a for the EPT channel under test.
- 5.10 Connect the DC power supply positive and negative lead; to the terminal connection of the channel under test as specified in table A-2b.
- 6.11 Follow the test sequence in section 3 for each test specified in table A-2b for the EPT channel under test.
- 6.12 Connect the []b,c DC power supply as a 250 VDC fault voltage source (figure 1-2).
- 6.13 Connect the DC power supply positive and negative lead the terminal connection of the EPT channel under test as specified in table A-3a.
- 6.14 Follow the test sequence described in section 3 for each test specified in table A-3a for the EPT channel under test.
- 6.15 Connect the DC power supply positive and negative leads to the terminal connection of the channel under test as specified in table A-3b.
- 6.16 Follow the test sequence in section 3 for each test specified in Table A-3b for the EPT channel under test.

- 6.17 Configure the []b,c transformer as a 580 VAC fault voltage source (figure 1-3).
- 6.18 Connect the transformer secondary hot lead to the terminal connection of the EPT channel under test as specified in table A-4a. Connect the transformer secondary neutral lead to the primary neutral. Ensure that this connection is earth ground (third prong of the AC power feed).
- 6.19 Follow the test sequence described in section 3 for each test specified in table A-4a for the EPT channel under test.
- 6.20 Disconnect the transformer secondary neutral/primary neutral connection. Verify that the secondary neutral is not connected to earth ground (third prong of AC power feed).
- 6.21 Connect the transformer secondary hot and neutral leads to the terminal connection of the channel under test as specified in table A-4b.
- 6.22 Follow the test sequence in section 3 for each test specified in table A-4t for the EPT channel under test.

(See figure 5-9 of WCAP test report)

Figure 1-1 Transformer Connection for the 125 VAC Fault Source

(See figure 5-11 of WCAP test report)

Figure 1-2 DC Power Supply Connections

(See figure 5-10 of WCAP test report)

Figure 1-3 Transformer Connection for the 580 VAC Fault Source

7.0 ACCEPTANCE CRITERIA

7.1 Description

The acceptance criteria for the Eagle 21 (IE Safety Related System) is that the system shall remain operational and maintain protective actions before, during and after the application of credible fault voltages. Faults shall not propagate across the Class non-IE to Class IE isolation barrier or from channel to channel.

SPORATED HAPUT SIGNAL

Control Control Frankful	The second name of the second na	Experted Diggs		50° - 50° 02	2239 9 1.69	962.70 1. 975	942.70 2 .979	910.041 9 .979	616.641 9 .975		10 2 .150	79 2 .1868	8			
Tensinal 110 Sourd 770 Dozed Commetties Commetties 15 comm	THE PERSON NAMED IN COLUMN 2 I	Steel otor		1 8	96.75 80	423,088 455	- F 500 CT	007, 902 dem	*** 505 · 1**	20	2 2	2 3	E 22	880 88		
Temptral 110 Sourd Commettion Location 81 1					2		2		2	2		2	a	2	8	
Temptral 110 Sourd Commettion Location 81 1	The second second second	270 Boord Connectifie	2		=	•	9.12	2.0	. 21.	21,10	a	n		3.16	87.63	
Temestal Commettion St. 1	A Contract of the last of the		•		=	6.3	6	:	н.,	20.17		a	2	20.17	2,2	
		I/O Board Location	ř.	111-1	•-161	137-6	137-6	6-301	131-5	138-3	1317-2	138-3	•-161	•#1	F	
		. 6				•	=	•	=	11				•	=	
		Torreino Comisci Lo	•			:	10.0		10.0	11,10		•		•	11,16	
Chemes I Chemes I Touch I Touch I Inches I Inche			•	-	-					1000	-	•	-			
1. Souten Plus 1. Seaton Plus 2. Seaton Plus 3. Presonation Plus 4. Cald Leg Temperature 5. Cold Leg Temperature 6. Set Leg Temperature 7. Set Leg Temperature 7		Tereinel	ņç	nc nc	9-91	8-61	9-61	13-8	19-4	20	ī	3-61	2	9.0	9-01	
Chemes! Figs: 1. Routem Plut Lorer Ion 3. Presontion Plut Uppor Ion 6. Cald Lag Temperature 7. Cold Lag Temperature 8. Cold Lag Temperature 9. Set Lag Temperature 9. Bet Lag Temperature 1. Bet Lag Temperature 9. Set Lag Temperature 1. Res Wide Mange 11. Res Wide Mange 12. Presontion Paper 13. Residual Rest Larrel 14. Presontion Paper 15. Residual Rest Larrel 16. Residual Rest Larrel 17. Presontion Paper 18. Residual Rest Larrel 18. Residual Rest Larrel 19. Residual		Obcamel Top 0	H-4612	EL-44.19	64/12	21 -4- EL	54-40MB	12-44/81	100 - BL		706-277	11-303	887-E	25-43e	H-912	
		Owenot	Rostem Plat Locue Ion	Soutzon Plus Uppor Ion	Presontions Prosonte	Cally Log Temperothero	Cold Leg Temperature	Sot Les femoretore	Set Las Temperature	Set Les famoredure	Stone Consector Level Loop 2	Stom Saveretor Lorel Loop 3	RES Wide Renge Pressure	Prosourisor Dager Temp	Rectified Sect Laurel Nasy Diochergo Tany	-
		1	-	7	•		*	•		•	ò	2	ä	ü	'n	

of 407, 173 chan (613, 502 Dog f) for the low recipitance reading and 446, 294 chan (616, 291 Dog f) for the high resistance reading. See stop 2.3.2 for details.

I/O Module			Procedure R Date Test 0	
IYPE				
SHORT CIRCUIT	, AC _		, DC	
COMMON MODE 6	ROUND CONNECTED	TO VOLTS PLUS _	MINUS	GROUND
LINE TO LINE	VOLTS (+) T	° (*)	_ (*) TO (:) _	
TEST INJECTION POINT		TEST CONDITI	ON	
1/0 CARD TYPE				
PRE-TEST				
DATA LOGGER VERIFICATIO	N*	PRINT OUTPUT #		
SYSTEM STATUS				
REMARKS AND TEST OBSERV	ATION			
DISCONNECT DATA LOGGER				
TEST				
TAPE RECORDER FOOTAGE	BEGIN	ENDTIME: (STATE	SET #)P):
SYSTEM STATUS:				
REMARKS AND TEST OBSER				
POST-TEST				
DATA LOGGER DATA VERIF	ICATION* PRINT O	UTPUT #		
SYSTEM STATUS:				
REMARKS AND TEST OBSER	VATION			
D.F.	EODMED	BENTENED		

Figure 1-4. Fault Test Data Sheet

ATTACHMENT A FAULT VOLTAGE SOURCE CONNECTIONS

NOTE: If the isolator board is damaged (i.e., blown/damaged PC track)
during fault testing an alternate channel must be chosen for
testing. The Data Recording System Connections, Appendix C must be
modified to ensure that Channels adjacent (left, right, top, bottom)
to the channel under test are monitored. Record in a permanent
record book any changes made to the test connections specified in
this Appendix and the recording connections specified in Appendix C.

This attachment contains the following tables:

- o Table A-la 125 VAC Line-to-Ground Fault Connections
- o Table A-1b 125 VAC Line-to-Line Fault Connections
- o Table A-2a 125 VDC Line-to-Ground Fault Connections
- o Table A-2b 125 VDC Line-to-Line Fault Connections
- o Table A-3a 250 VDC Line-to-Ground Fault Connections
- o Table A-3b 250 VDC Line-to-Line Fault Connections
- o Table A-4a 580 VAC Line-to-Ground Fault Connections
- o Table A-4b 580 VAC Line-to-Line Fault Connections

TABLE A-1a

125 VAC LINE-TO-GROUND FAULT CONNECTIONS

					former Secondary ead To			
Channel		1/0 Description	Channel Tag #	[2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014] [2014]		Isolator Type	I/O Board Location/ Channel #	
•	1.	Bistable Partial Trip (EPT), Energized	1TS/441C	13-L	1	Class non 1E/1E Isolation Barrier	13T-9/1	
•	2.	Bistable Partial Trip (EPT), Energized	1TS/441C	13-L	2	Class non 1E/1E Isolation Barrier	13T-9/1	
	3.	Current Loop Output (EAO)	1TY/441N	13-R	5	Class non 1E/1E Isolation Barrier	13T-14/4	
	4.	Current Loop Output (EAO)	ITY/441N	13-R		Class non 1E/1E Isolation Barrier	131-14/4	

^{*} Disconnect Function Generator input to variable RTD channel (figure B-1) and use manual switch to control partial trip output condition during fault application.

TABLE A-16
125 VAC LINE-TO-LINE FAULT CONNECTIONS

Ch:	nnel	1/0 Description	Channel Tag #	Terminal Block	Connect Tra		Isolator Type	I/O Board Location/ Channel
•	1.	Bistable Partial Trip (EPT) Energized	ITS/441C	13-L	1	2	Class non 1E/1E Isolation Barrier	137-9/1
	2.	Current Loop Output (EAO)	ITY/441N	13-R	•	5	Class non 1E/1E Isolation Barrier	13T-14/4
	3.	Digital Contact Output (ECO), Energized, NO	ITY/441A	13-M	7	8	Class non IE/IE Isolation Barrier	13T-12/2
	•.	Digital Contact Output (ECO), Deenergized, NC	ITY/441A	13-M**	7	8	Class non 1E/1E Isolation Barrier	137-12/2

^{*} Disconnect function generation input to variable RTD channel (figure B-1) and use manual switch to control partial trip output condition during fault application.

^{**} Move wire terminated on 13-T-12-6 to 13-T-12-7 to test NC configuration.

TABLE A-2a

125 VDC LINE-TO-GROUND FAULY CONNECTIONS

Chan	nel	1/0 Description	Channel Tag #	Terminal Block	Positive	Negative	Isolator Type	I/O Board Location/ Channel #
• 1		Bistable Partial Trip (EPT), Fnergized	1TS/441C	13-L	1	G	Class non 1E/1E Isolation Barrier	137-9/1
* 2		Bistable Partial Tran (EPT), Energized	115/441C	13-L	2	G	Class non 1E/1E Isolation Barrier	13T-9/1
• 3		Bistable Partial Trip (EPT), Energized	115/4410	13-L	G	1	Class non 1E/1E Isolation Barrier	13T-9/1
• 4		Bistable Partial Trip (EPT), Energized	115/4410	13-L	G	2	Class non 1E/1E Isolation Barrier	13T-9/1
5		Current Loop Output (EAO)	ITY/44IN	13-R	•	G	Class non 1E/1E Isolation Barrier	13T-14/4

G - Earth ground (third prong of AC power feed)

^{*} Disconnect function generator input to variable RTD channel (figure B-1) and use manual switch to control partial trip output condition during fault application.

TABLE A-2a (Continued)

125 VDC LINE-TO-GROUND FAULT CONNECTIONS

Channel	i/O Description	Channel Tag #	Terminal Block		Power Supply Negative	/ Isolator Type	I/O Board Location/ Channel #
6.	Current Loop Output (EAO)	ITY/441N	13-R	5		Class non 1E/1E Isolation Barrier	13T-14/4
7.	Current Loop Output (EAO)	1TY/441N	13-R	G		Class non IE/IE Isolation Barrier	13T-14/4
8.	Current Loop Output (EAO)	ITY/144N	13-R	G		Class non 1E/1E Isolation Barrier	13T-14/4

G - Earth ground (third prong of AC power feed)

TABLE A-2b

125 VDC LINE-TO-LINE FAULT CONNECTIONS

Channel	I/O Description	Channel Tag #	Terminal Block	Connect DC Positive	Power Supply Negative	isolator Type	I/O Board Location/ Channel #
• 1.	Bistable Partial Trip (EPT) Energized	1TS/441C	13-L	1	2	Class non 1E/1E Isolation Barrier	13T-9/1
* 2.	Bistable Partial Trip (EPT) Energized	ITS/441C	13-L	2	1	Class non 1E/1E Isolation Barrier	137-9/1
3.	Current Loop Output (EAO)	11Y/441 ^r	13-T	•	5	Class non 1E/1E Isolation Barrier	13T-14/4
4.	Current Loop Output (EAO)	1TY/441N	13-R	5	•	Class non IE/IE Isolation Barrier	13T-14/4
5.	Digital Contact Output (ECO), Energized, NO	11Y/441A	13-M	7	8	Class non 1E/1E Isolation Barrier	137-12/2

^{*} Disconnect function generation input to variable RTD channel (figure B-1) and use manual switch to control partial trip output condition during fault application.

^{**} Move wire terminated on 13-T-12-6 to 13-T-12-7 to test NC configuration.

TABLE A-2b (Continued) 125 VDC LINE-TO-LINE FAULT CONNECTIONS

Channel	I/O Description	Channel Tag #	Terminal Block	Connect DC Positive	Power Supply Negative	Isolator Type	I/O Board Location/ Channel #
6.	Digital Contact Output (ECO), Deenergized, NC	1TY/441A	13-M**	1	8	Class non 1E/1E Isolation Barrier	131-12/2
1.	Digital Contact Output (ECO) Energized, NO	1TY/441A	13-M	8	7	Class non 1E/1E Isolation Barrier	13T-12/2
8.	Digital Contact Output (ECO) Deenergized, DC	ITY/441A	13-M**	8	7	Class non 1E/1E Isolation Barrier	13T-12/2

^{**} Move wire terminated on 13-T-12-6 to 13-T-12-7 to test NC configuration.

TABLE A-3a
250 VDC LINE-TO-GROUND FAULT CONNECTIONS

Channel	1/0 Description	Channel Tag #	Terminal Block	Connect DC Positive	Power Supply Negative	Isolator Type	I/O Board Location/ Channel #
• 1.	Bistable Partial Trip (EPT) Energized	ITS/441C	13-L	1	G	Class non 1E/1E Isolation Barrier	13T-9/1
* 2.	Bistable Partial Trip (EPI) Energized	1TS/144C	13-L	2	G	Class non 1E/1E Isolation Barrier	13T-9/1
* 3.	Bistable Partial Trip (EPT), Energized	1TS/441C	13-L	G	1	Class non 1E/1E Isolation Barrier	13T-9/1
٠ 4.	Bistable Partial Trip (EPT), Energized	1TS/441C	13-L	6	2	Class non 1E/1E Isolation Barrier	137-9/1
* 5.	Bistable Partial Trip (EPT), Deenergized	ITS/441C	13-L	1	G	Class non 1E/1E Isolation Barrier	13T-9/1
• 6.	Bistable Partial Trip (EPT), Deenergized	115/441C	13-L	2	G	Class non 1E/1E Isolation Barrier	137-9/1

G - Earth Ground (third prong of AC power feed)

^{*} Disconnect function generation input to variable RTD channel (figure B-1) and use manual switch to control partial trip output condition during fault application.

C-65

TABLE A-3a (Continued) 250 VDC LINE-TO-GROUND FAULT CONNECTIONS

Channel	I/O Description	Channel Tag #	Terminal Block	Connect DC Positive	Power Supply Negative	Isolator Type	I/O Board Location/ Channel
• 1.	Bistable Partial Trip (EPT) Deenergized	1TS/441C	13-L	G	1	Class non 1E/1E Isolation Barrier	13T-9/1
* 8.	Bistable Partial Trip (EPT) Deenergized	ITS/441C	13-L	G	2	Class non 1E/1E Isolation Barrier	137-9/1
9.	Current Loop Output (EAO)	1TY/441N	13-R			Class non 1E/1E Isolation Barrier	13T-14/4
10.	Current Loop Output (EAO)	1TY/441N	13-R	5		Class non 1E/1E Isolation Barrier	137-14/4
11.	Current Loop Output (EAO)	ITY/441N	13-R	G		Class non 1E/1E Isolation Barrier	137-14/4
12.	Current Loop Output (EAO)	ITY/441N	13-R	G		Class non 1E/1E Isolation Barrier	137-14/4

G - Earth Ground (third prong of AC power feed)

^{*} Disconnect function generation input to variable RTD channel (figure 8-1) and use manual switch to control partial trip output condition during fault application.

TABLE A-3a (Continued)
250 VDC LINE-TO-GROUND FAULT CONNECTIONS

Channel	I/O Description	Channel Tag #	Terminal Block	Connect DC Positive	Power Supply Negative	Isolator Type	I/O Board Location/ Channel
13.	Digital Contact Output (ECO), Energized, NO	1TY/441A	13-M	1	6	Class non 1E/1E Isolation Barrier	13T-12/2
14.	Digital Contact Output (ECO), Energized, NO	11Y/441A	13-M	G	,	Class non 1E/1E Isolation Barrier	13T-12/2
15.	Digital Contact Output (ECO), Energized, NC	ITY/441A	13-M**	,	G	Class non 1E/1E Isolation Barrier	13T-12/2
16.	Digital Contact Output (ECO), Energized, MS	ITY/441A	13-M**	G	1	Class non 1E/1E Isolation Barrier	13T-12/2

G - Earth Ground (third prong of AC power feed)

^{**} Move wire terminated on 13-T-12-6 to 13-T-12-7 to test NC configuration.

TABLE A-3b
250 VDC LINE-TO-LINE FAULT CONNECTIONS

Ch	annel	1/0 Description	Channel Tag #	Terminal Block	Connect DC Positive	Power Supply Negative	Isolator Type	I/O Board Location/ Channel #
•	1.	Bistable Partial Trip (EPT) Energized	ITS/441C	13-L	1	2	Class non 1E/1E Isolation Barrier	137-9/1
*	2.	Bistable Partial Trip (EPT) Energized	1TS/144C	13-L	2	1	Class non 1E/1E Isolation Barrier	13T-9/1
•	3.	Bistable Partial Trip (EPT), Deenergized	1TS/441C	13-L	1	2	Class non 1E/1E Isolation Barrier	13T-9/1
*	4.	Bistable Partial Trip (EPT), Deenergized	ITS/441C	13-L	2	1	Class non 1E/1E Isolation Barrier	13T-9/1
	5.	Current Loop Output (EAO)	ITY/441N	13-R	•	5	Class non 1E/1E Isolation Barrier	13T-14/4
	6.	Current Loop Output (EAO)	1TY/441N	13 R	5 .	•	Class non 1E/1E Isolation Barrier	137-14/4

^{*} Disconnect function generation input to variable RTD channel (figure B-1) and use manual switch to control partial trip output condition during fault application.

TABLE A-3b (Continued) 250 VDC LINE-TO-LINE FAULT CONNECTIONS

Channel	I/O Description	Channel Tag #	Terminal Block	Connect DC Positive	Power Supply Negative	Isolator Type	1/0 Board Location/ Channel #
7.	Digital Contact Output (ECO) Energized, NO	ITY/441A	13-M	,	8	Class non 1E/1E Isolation Barrier	13T-12/2
8.	Digital Contact Output (ECO) Deenergized, NC	ITY/144A	13-M**	1	8	Class non 1E/1E Isolation Barrier	13T-12/2
9.	Digital Contact Output (ECO), Energized, NO	ITY/441A	13-M	8	,	Class non 1E/1E Isolation Barrier	13T-12/2
10.	Digital Contact Output (ECO) Deenergized, NC	ITY/441A	13- M*	8	7	Class non 1E/1E Isolation Barrier	13T-12/2
11.	Digital Contact Output (ECO), Deenergized, NO	ITY/441A	13-M	7	8	Class non 1E/1E Isolation Barrier	13T-12/2

^{*} Disconnect function generation input to variable RTD channel (figure 8-1) and use manual switch to control partial trip output condition during fault application.

^{**} Move wire terminated on 13-T-12-6 to 13-T-12-7 to test NC configuration.

ABLE A-3b (Continued) 250 VDC LINE-TO-LINE FAULT CONNECTIONS

Channel	I/O Description	Channel Tag #	Terminal Block	Connect DC Positive	Power Supply Negative	Isolator Type	I/O Board Location/ Channel #
12.	Digital Contact Output (ECO) Energized, NC	ITY/441A	13- N**	1	8	Class non 1E/1E Isolation Barrier	13T-12/2
13.	Digital Contact Output (ECO) Deenergized, NO	TTY/144A	13-M	8	,	Class non 1E/1E Isolation Barrier	13T-12/2
14.	Digital Contact Output (ECO), Energized, NC	1TY/441A	13-H**	8	,	Class non 1E/1E Isolation Barrier	13T-12/2

^{**} Move wire terminated on 13-T-12-6 to 13-T-12-7 to test NC configuration.

TABLE A-4a
580 VAC LINE-TO-GROUND FAULT CONNECTIONS

Chan:	nel	1/0 Description	Channel Tag #	Terminal Block	Connect Transformer Secondary Hot Lead to Connection	Isolator Type	I/O Board Location/ Channel #
* 1		Bistable Partial Trip (EPT) Energized	1TS/441C	13-L	1	Class non 1E/1E Isolation Barrier	13T-9/1
* 2		Bistable Partial Trip (EPT) Energized	1TS/144C	13-1	2	Class non 1E/1E Isolation Barrier	137-9/1
* 3		Bistable Partial Trip (EPT), Deenergized	1TS/441C	13-L	•	Class non 1E/1E Isolation Barrier	13T-9/1
* 4		Bistable Partial Trip (EPT), Deenergized	ITS/441C	13-L	2	Class non 1E/1E Isolation Barrier	137-9/1
5		Current Loop Outpub (EAO)	ITY/441N	13-R	•	Class non 1E/1E Isolation Barrier	13T-14/4
6	•	Current Loop Output (EAO)	1TY/441N	13-R	5	Class non 1E/1E solation Barrier	13T-14/4

^{*} Disconnect function generation input to variable RTD channel (figure B-1) and use manual switch to control partial trip output condition during fault application.

0

TABLE A-4: (Continued)

580 VAC LINE-TO-GROUND FAULT CONNECTIONS

Channel	I/O Description	Channel Tag #	Terminal Block	Connect Transformer Secondary Hot Lead to Connection	Isolator Type	I/O Board Location/ Channel #
7.	Digital Contact Output (ECO) Energized, MO	1TY/441A	13-M	,	Class non 1E/1E Isolation Barrier	13T-12/2
8.	Digital Contact Output (ECO) Energized, NC	1TY/144A	13-M**	7	Class non 1E/1E Isolation Barrier	13T-12/2

^{**} Move wire terminated on 13T-12-6 to 12-T-12-7 to test NC configuration.

TABLE A-4b
580 VAC LINE-TO-LINE FAULT CONNECTIONS

Channe'	1/0 Description	Channel Tag #	Terminal Block	Connect Tra		Isolator Type	I/O Board Location/ Channel #
• 1.	Bistable Partial Trip (EPT) Energized	1TS/441C	13-L	1	2	Class non 1E/1E Isolation Barrier	13T-9/1
* 2.	Bistable Partial Trip (EPT) Deenergized	1TS/144C	13-L	1	2	Class non 1E/1E Isolation Barrier	13T-9/1
3.	Current Loop Output (EAO)	1TY/441N	13-R	•	5	Class non 1E/1E Isolation Barrier	13T-14/4
4.	Digital Contact Output (ECO), Energized, NO	ITY/441A	13-M	7	8	Class non IE/IE Isolation Barrier	13T-14/4
5.	Digital Contact Output (ECO), Deenergized, MC	ITY/441A	13-M**	7	8	Class non 1E/1E Isolation Barrier	13T-12/2
6.	Digital Contact Output (ECO), Deenergized, NO	ITY/441A	13-M	7	8	Class non 1E/1E Isolation Barrier	131-12/2
7.	Digital Contact Output (ECO) Energized, NC	11Y/441A	13-M**	7	8	Class non 1E/1E Isolation Barrier	13T-12/2

^{*} Disconnect function generation input to variable RTD chammel (figure B-1) and use manual switch to control partial trip output condition during fault application.

^{**} Move wire terminated on 13-T-12-6 to 13-T-12-7 to test NC configuration.

ATTACHMENT B FIELD CONNECTIONS AND SIMULATION

See test procedure JPD-111687-0 figures B-3 through B-9 for input simulation and input/output monitoring connections.

Cabinet Configuration Information:

The cabinet under test, Qualification Unit 2, is an exact replica of Watts Bar Nuclear Power Station Protection Rack 13. The following drawings document the cabinet configuration. Copies of these drawings will be included as part of the final test report.

Drawing Description	Drawing Number/Rev.
Terminal Block Wiring Diagram, Protection Set 4	1-47043 PW-13, rev. 3E
Process Control Block Diagram, Delta T/T _{AVG} System	108D408 sh. 10, rev. 11
Process Control Block Diagram, W.R. S.G. Level	108D408 sh. 34, rev. 8
Process Control Block Diagram, Pressurizer Liquid/Vapor Temp.	108D408 sh. 38, rev. 4
Process Control Block Diagram, RHR Pump Discharge Temp	108D408 sh. 39, rev. 5
Process Control Block Diagram, RCS Wide Range Pressure	108D408 sh. 43, rev. 1
Eagle-21 Schematic Diagrams, Rack 13 Protection Set 4	1856E69 sh. 2, rev. 2

. ATTACHMENT C TRANSIENT DATA RECORDING SYSTEM CONNECTIONS

This attachment contains the following:

- o Table C-la Tape Recorded Data, Current Loop Output Test
- o Table C-1b Tape Recorder Data, Digital Contact Output Test
- o Table C-1c Tape Recorder Data, Partial Trip Output Test
- o Table C-2a Data Logger Recorded Data, Current Loop Output Test
- o Table C-2b Data Logger Recorder Data, Digital Contact Output Test
- o Table C-2c Data Logger Recorder Data, Partial Trip Output Test
- o Table C-3a Strip Chart Recorded Data, Current Loop Output Test
- o Table C-3b Strip Chart Recorder Data, Digital Contact Output Test
- o Table C-3d Strip Chart Recorder Data, Partial Trip Output Test

TAPE RECORDED DATA, CURRENT LOOP OUTPUT TEST

Channel	Recorded Signal		Tag	Terminal Block	Co	rmina	ion	Buffer Amplifier
					Hi	Lo	Sh	Gain
1.	Analog Output	E/1	ITY/441L	13-P	10	11	12	10
2.	Analog Output	E/1	ITY/503A	13-J	16	11	12	10
3.	Analog Output	E/1	ITY/502A	13-J	7	8	9	10
4.	Analog Output	E/I	ITY/441Q	13-5	1	2	3	10
5.	Analog Output	E/1	ITY/441G	13-H	1	4	5	10
6.	Analog Output	E/I	1TY/441F	13-3	1	4	5	10
7.	Analog Output	E/I	1TY/502B	13-K	1	4	5	10
8.	Analog Output	E/I	ITY/442C	13-F	9	11	12	10
9.	Analog Outpu	t E/1	ITY/441M	13-R	1	2	3	10
10.	Analog Outpu	t E/1	JTY/441P	13-R	7	8	9	10
11.	Analog Outpu	: E/I	ITY/442G	13-G	1	2	3	10
12.	Analog Outpu	t E/I	ILY/503B	13-K	7	10	11	10
13.	Analog Outpu	t E/I	ITY/441E	13-H	7	10	11	10
14.	Analog Outpu		ITY/454B	13-F	1	2	3	10

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**} Monitor function generator output signal. See figure B-3.

TABLE C-16
TAPE RECORDED DATA, DIGITAL CONTACT OUTPUT TEST

Channel	Recorded Signal	Tag	Terminal Block	Co	rmina	ion	Buffer Amplifier
				Hi	Lo	Sh	Gain
1.	Bistable Partial Trip	ITS/442D	13-₩	3	4		.05
2.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
3.	Contact Output	ITY/441C	13-M	11	12		.02
4.	Contact Output	ITY/441D	13-M	9	10		.02
5.	Analog Output E/I	ITY/441G	13-H	1	4	5	10
6.	Analog Output E/I	1TY/441F	13-J	1	4	5	10
7.	Contact Output	ITY/441	13-M	5	6		.02
8.	Analog Output E/I	ITY/442C	13-G	1	2	3	10
9.	Analog Output E/I	ITY/441E	13-H	7	10	11	10
10.	Analog Output E/I	ITY/441H	13-P	1	2	3	10
11.	Analog Output E/I	ITY/442G	13-G	1	2	3	10
12.	Analog Output E/I	ITY/441J	13-P	4	5	6	10
13.	Analog Output E/I	ITY/441E	13-H	7	10	11	10
14.	Function Generator Sig	. N/A	**				.05

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

Note: For ECO test move EPT board and termination frame wiring from T-10 to T-11.

^{**} Monitor function generator output signal. See figure B-3.

TABLE C-1c

TAPE RECORDED DATA, PARTIAL TRIP OUTPUT TEST

Channel	Recorded Signal	Tag	Terminal Block	1000	rmin		Buffer Amplifier
				Hi	Lo	Sh	Gain
1.	Bistable Partial Trip	ITS/441G	13-L	5	6		.05
2.	Bistable Partial Trip	ITS/442D	13-M	3	4		.05
3.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
4.	Bistable Partial Trip	ITS/441C	13-L	1	2		.05
5.	Bistable Partial Trip	ITS/441D	13-L	3	4		.05
6.	Bistable Partial Trip	ITS/441H	13-L	7	8		.05
7.	Analog Input I/E	IPY/408	•				20
8.	Analog Output E/I	IPY/408B	13-N	7	8	9	10
9.	Analog Input I/E	IPY/458Q					10
10.	Analog Output E/I	ITY/441G	13-H	1	4	5	10
11.	Analog Output E/I	ITY/442G	13-G	1	2	3	10
12.	Analog Output E/I	ILY/503B	13-K	7	10	11	10
13.	Analog Output E/I	1TY/441E	13-H	7	10	11	10
14.	Function Generator Sig.	N/A	**				.05

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**} Monitor function generator output signal. See figure 8-3.

TABLE C-2a

DATA LOGGER RECORDED DATA, CURRENT LOOP OUTPUT TEST

Channel	Recorded Signal	Tag	Terminal Block	The second secon	minal	
	Signal		BIOCK	Hi	Lo	Sh
6.	Analog Input E/E	INY/441B	13-C	1	2	3
7.	Analog Input E/E	INY/441A	13-C	4	5	6
21.	Analog Output E/I	17Y/441L	13-P	10	11	12
22.	Analog Output E/I	ITY/441M	13-R	1	2	3
23.	Analog Output E/I	ITY/442C	13-F	9	11	12
24.	Analog Output E/I	ITY/442G	13-G	1	2	3
25.	Analog Output E/I	ITY/441G	13-H	1	4	5
26.	Analog Output E/I	ITY/441E	13-H	7	10	11
27.	Analog Output E/I	ITY/441F	13-J	1	4	
28.	Analog Output E/I	ITY/441P	13-R	7	8	,
29.	Analog Output E/I	ITY/441Q	13-5	1	2	
30.	Analog Output E/I	ITY/502B	13-K	1	4	
31.	Analog Output E/I	ITY/503A	13-J	10	11	1
32.	Analog Output E/I	ITY/502A	13-J	7	8	,
33.	Analog Cutput E/I	ITY/503B	13-K	7	10	1
34.	Analog Output E/I	ITY/454B	13-F	1	2	
35	Analog Input I/E	IPY/458Q	*			
36	Analog Input I/E	ILY/502				
37	Analog Input I/E	ILY/503				
38	Analog Input I/E	IPY/408	•			

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

DATA LOGGER RECORDED DATA, DIGITAL CONTACT OUTPUT TEST						
Channel	Recorded Signal	Tag #	Terminal Block		rmina nnect Lo	
6.	Analog Input E/E	INY/441B	13-C	1	2	3
7.	Analog Input E/E	INY/441A	13-C	4	5	6
9.	Contact Output	ITY/441	13-M	5	6	
10.	Contact Output	ITY/441A	13-M	7	8	
11.	Contact Output	ITY/441C	13-M	11	12	
12.	Contact Output	ITY/441B	13-M	9	10	
22.	Analog Output E/I	ITY/441E	13-F	5	6	7
23.	Analog Output E/I	1TY/442C	13-F	9	11	12
24.	Analog Output E/I	ITY/442G	13-G	1	2	3
25.	Analog Output E/I	ITY/441G	13-H	1	4	5
26.	Analog Output E/I	ITY/441E	13-H	7	10	11
27.	Analog Output E/I	1TY/441F	13-J	1	4	5
28.	Analog Output E/I	** -/441H	13-P	1	2	3
29.	Analog Output E/I	(/441)	13-P	4	5	6
35.	Analog Input I/E	IPY/458Q	•			
36.	Analog Input I/E	ILY/502				
37.	Analog Input I/E	ILY/503				
38.	Analog Input I/E	IPY/408				

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

Channel	Recorded Signal	Tag	Terminal Block		rmina	
				Hi	Lo	Sh
6.	Analog Input E/E	INY/441B	13-C	1	2	3
7.	Analog Input E/E	INY/441A	13-C	4	5	6
21.	Analog Output E/I	ITY/441L	13-P	10	11	12
22.	Analog Output E/I	ITY/441M	13-R	1	2	3
23.	Analog Output E/I	IPY/4088	13-N	7	8	9
24.	Analog Output E/I	ITY/442G	13-G	1	2	3
25.	Analog Output E/I	ITY/441G	13-H	1	4	5
26.	Analog Output E/I	ITY/441E	13-H	7	10	11
27.	Analog Output E/I	ITY/441F	13-J	1	4	5
28.	Analog Output E/I	ITY/441P	13-R	7	8	9
29.	Analog Output E/I	ITY/441Q	13-5	1	2	3
30.	Analog Output E/I	ITY/502B	13-K	1	4	5
31.	Analog Output E/I	ITY/503A	13-J	10	11	12
32.	Analog Output E/I	ITY/502A	13-J	7	8	9
33.	Analog Output E/I	ITY/503B	13-K	7	10	11
34.	Analog Output E/I	ITY/454B	13-F	1	2	,3
35	Analog Input I/E	IPY/458Q				
36	Analog Input I/E	ILY/502				
37	Analog Input I/E	ILY/503				
38	Analog Input I/E	IPY/408				

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

TABLE C-3a
STRIP CHART RECORDED, CURRENT LOOP OUTPUT TEST

Channel	Recorded Signal	Tag	Terminal Block		ermina onnect Lo		Buffer*** Amplifier Gain
1.	Analog Output E/I	ITY/454B	13-F	1	2	3	10
2.	Analog Output E/I	ITY/441L	13-P	10	11	12	10
3.	Analog Output E/I	ILY/503A	13-J	10	11	12	10
4.	Analog Output E/I	ILY/502A	13-J	7	8	9	10
5.	Analog Output E/I	ITY/441Q	13-5	1	2	3	10
6.	Analog Output E/I	ITY/441G	13-H	1	4	5	10
7.	Analog Output E/I	ITS/441F	13-J	1	4	5	10
8.	Analog Input E/E	INY/441B	13-C	1	2	3	2.0
9.	Analog Output E/I	ILY/502B	13-K	1	4	5	10
10.	Analog Output E/I	ITY/442C	13-F	9	11	12	10
11.	Analog Output E/I	ITY/441M	13-R	1	2	3	10
12.	Analog Output E/I	ITY/441P	13-R	7	8	9	10
13.	Analog Output E/I	ITY/442G	13-G	1	2	3	10
14.	Analog Output E/I	ILY/503B	13-K	7	10	11	10
15.	Analog Output E/I	ITY/441E	13-Н	7	10	11	10
16.	Analog Input E/E	INY/441A	13-C	4	5	6	2.0

^{*} Measure current across 20 ohm transmitter test resistor. See figure 8-4.

^{**} Monitor function generator output signal. See figure B-3.

^{***} Adjust buffer amplifier and/or strip chart recorder bias controls to obtain approximately mid-scale readings for analog input/output signals and full swing for digital output signal 0 to 1 transition.

TABLE C-3b
STRIP CHART RECORDED, DIGITAL CONTACT OUTPUT TEST

Channel	Recorded Signal	Tag	Terminal Block		ermina onnect Lo	CONTRACTOR OF THE	Buffer*** Amplifier Gain
1.	Function Generator Sig.	N/A	**				.05
2.	Bistable Partial Trip	ITS/4420	13-M	3	4		.05
3.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
4.	Contact Output	ITY/441C	13-M	11	12		.02
5.	Contact Output	ITY/441B	13-M	9	10		.02
6.	Analog Output E/I	ITY/441G	13-H	1	4	5	10
7.	Analog Output E/I	ITY/441F	13-J	1	4	5	10
8.	Analog Input E/E	INY/441B	13-C	1	2	3	2.0
9.	Contact Output	ITY/441	13-M	5	6		.02
10.	Analog Output E/I	ITY/442C	13-G	1	2	3	10
11.	Analog Output E/I	ITY/441E	13-H	1	2	3	10
12.	Analog Output E/I	ITY/441H	13-P	1	2	3	10
13.	Analog Output E/1	ITY/442G	13-G	1	2	3	10
14.	Analog Output E/I	ITY/441J	13-P	4	5	6	10
15.	Analog Output E/I	ITY/441E	13-H	7	10	11	10
16.	Analog Input E/E	INY/441A	13-C	4	5	6	2.0

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**} Monitor function generator output signal. See figure B-3.

^{***} Adjust buffer amplifier and/or strip chart recorder bias controls to obtain approximately mid-scale readings for analog input/output signals and full swiny for digital output signal 0 to 1 transition.

TABLE C-3c STRIP CHART RECORDED, PARTIAL TRIP OUTPUT TEST

Channel	Recorded Signal	Tag	Terminal Block		rmina nnect Lo		Buffer*** Amplifier Gain
1.	Function Generator Sig.	N/A	& &				.05
2.	Bistable Partial Trip	ITS/441G	13-L	5	6		.05
3.	Bistable Partial Trip	1TS/442D	13-M	3	4		.05
4.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
5.	Bistable Partial Trip	ITS/441C	13-L	1	2		.05
6.	Sistable Partial Trip	ITS/441D	13-L	3	4		.05
7.	Bistable Partial Trip	ITS/441H	13-L	7	8		.05
8.	Analog Input E/E	INY/441B	13-C	1	2	3	2.0
9.	Analog Input I/E	IPY/408	*				20
10.	Analog Output E/I	IPY/408B	13-M	7	8	9	10
11.	Analog Input I/E	IPY/4580	•				10
12.	Analog Output E/I	ITY/441G	13-H	1	4	5	10
13.	Analog Output E/I	ITY/442G	13-G	1	2	3	10
14.	Analog Output E/I	ILY/503B	13-K	7	10	11	10
15.	Analog Output E/I	ITY/441E	13-H	7	10	11	10
16.	Analog Input E/E	INY/441A	13-C	4	5	6	2.0

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**} Monitor function generator output signal. See figure B-3.

^{***} Adjust buffer amplifier and/or strip chart recorder bias controls to obtain approximately mid-scale readings for analog input/output signals and full swing for digital output signal 0 to 1 transition.

JPD 111687-2

DATE 11/16/87 REVISION NO.

SURGE WITHSTAND CAPABILITY TEST PROCEDURE

FOR

EAGLE-21 PROTECTION

SYSTEM

1.0 INTRODUCTION

This procedure details the Surge Withstand Capability (SWC) tests to be performed on the Eagle-21 protection system.

These tests will consist of applying the surge withstand test wave to the following system interfaces and measuring the effects on system input/output processing.

- Digital Contact Output (NO and NC configurations), class non-lE/lE isolator
- Partial Trip Output (energized and deenergized conditions), class non-1E/1E isolator
- o Current Loop Output 10-50 mA, class non-1E/1E isolator
- Current Loop Input (4-20 mA, 10-50 mA, with and without loop power supply)
- o WR RTD Input
- o WR RTD Input (0-10 volt application)
- o NR RTD Input
- o Cabinet AC power feed

The test configuration is documented in Attachments 5 and C.

2.0 PREPARATION FOR TEST

- 2.1 Connect the field cabling to sensor simulation, load simulation, and contact output loads per Attachments B, C and table 1-1.
- 2.2 Obtain system baseline data:
 - 2.2.1 System baseline data will be taken to verify system operation. Input voltage and current and resistance values corresponding to 0 100% of scale in 25% increments and record. Obtain MMI printout of analog input information and record analog input/output readings via data logger printout.

- 2.2.2 Set signal inputs per table 1-1. Adjust analog input signals, using the MMI to obtain the expected engineering unit values specified in table 1-1. Using figure B-6 in Noise Test Procedure JPD-111687-0 as a reference, adjust the variable RTD channel per the following procedure:
 - o Open the manual switch input to the variable RTD board.
 - O Adjust the high adjust potentiometer so that channel TE-441A3 reads 618.261+/-.375 Deg f on the MMI.
 - Verify that the TAVG MMI reading equals 589.740 + .2 Deg f. Verify the following actual bistable output status:

TS/441C - Not Tripped

TS/441G = Not Tripped

TS/441D = Not Tripped

T5/441H = Not Tripped

TS/442D = Tripped

TS/442G = Tripped

Obtain a printout of the Delta T/TAVG system analog inputs, analog test points and comparator information MMI screens.

- o Close the manual switch input to the variable RTD board.
- O Adjust the low adjust potentiometer so that channel TE-441A3 reads 615.501+/-.375 Deg f on the MMI.
- Verify that the Delta T MMI reading equals 104.237-.3PU.
 Verify the following actual bistable output status:

TS/1441C = Tripped

TS/1441G = Tripped

TS/1441D = Tripped

TS/1441H = Tripped

TS/1442D = Not Tripped TS/1442G = Not Tripped

Obtain a printout of the Delta T/TAVG system analog inputs, analog test points and comparator information MMI screens.

- Open the manual switch input to the variable RTD board and record the results. Obtain MMI printout of analog input information and record analog input/output readings via data logger printout.
- 2.2.3 Set the function generator output to the variable RTD board (see figure B-3 in Noise Test Procedure JPD-111687-0) in the positive square wave pulse mode with a 0-5 volt amplitude at .05HZ and a duty cycle of approximately 10%.
- 2.2.4 Close the recorder start switch and verify that the trip output signals switch upon receipt of the function generator switch signal (positive square wave pulse).

3.0 SWC TEST PROCEDURE SEQUENCE

The SWC test sequence described below will be followed for each noise test type specified in Sections 4.0 and 5.0.

3.1 Pretest

Obtain a data logger printout of "normal" analog input/output and digital output values.

3.2 Disconnect data logger. Configure the [

 $j_{b,c}$ and [$j_{b,c}$ isolation network as shown in figure 1-3. Set the surge generator at 120 HZ repetition rate, 3.3 KV crest voltage and timed output with a 3 second duration.

- 3.3 Connect the isolation network line out connection to the channel under test and verify the readiness of the data acquisition system. Enter identifying records in tape recorder log and surge test data sheet (figure 1-4). Follow the test specific instructions given in sections 4 and 5.
- 3.4 Disconnect the data logger, close the recorder start switch, start the tape recorder and record 2 minutes of pretest data. Increase strip chart speed to 25 mm/sec. Simultaneously energize the surge generator and close the event marker switch. Monitor the surge waveform on the oscilloscope and deenergize the event marker upon removal of the surge. Decrease chart speed to 100 mm/min. Observe the strip chart recorder and record and analog output signal deviations and/or trip output status failures. A trip output status failure is defined as a failure of a trip output signal to switch upon receipt of the switch signal from the test station. Record 2 minutes of post test data. Open the recorder start switch and stop the tape recorder.
- 3.5 Obtain a data logger printout and confirm system recovery by comparing to pretest data. Record any discrepancies. Record any component damage incurred.
- 3.6 With the system confirmed to be in the pretest condition, proceed to the next test.

4.0 COMMON MODE SWC TEST

- 4.1 Connect the []b,c isolation network line out terminals to the designated terminal block connections as specified in Table A-la. Use hook-up wire to make connections and minimize lead length.
- 4.2 Connect the surge generator "High" output to surge transient input 1 of the isolation network. Connect the surge generator "Low" output to the ground connector of the isolation network.

- 4.3 Connect the surge generator chassis ground to the isolation network ground.
- 4.4 Set the isolation network mode switch to the "Common Mode" position.
- 4.5 Follow the test sequence described in section 3 for each channel designated in Table A-la.

5.0 TRANSVERSE MODE SWC

- 5.1 Connect the []_{b,c} isolation network line and terminal to the designated terminal block connections as specified in Table A-lb. Use hook-up wire to make connections and minimize lead length.
- 5.2 Connect the surge generator "High" output to surge transient input 1 of the isolation network. Connect the surge generator "Low" output to surge generator transient input 2 of the isolation network.
- 5.3 Connect the surge generator chassis ground to the isolation network ground.
- 5.4 Set the isolation network mode switch to the "Transverse Mode" position.
- 5.5 Follow the test sequence described in Section 3 for each channel designated in table A-1b.

6.0 ACCEPTANCE CRITERIA

6.1 Description

The acceptance criteria for the Eagle 21 (1E Safety Related System) is that the system shall remain operational and maintain protective actions before, during and after application of the surge withstand test wave to designated class non-1E to class 1-E isolators. In addition, no component damage or change in channel calibration shall occur due to the application of the SWC test wave to any cabinet input/output excluding the test panel and MMI communication connection.

(See figure 5-12a of WCAP test report)

Figure 1-1 Common Mode SWC Test Connections

(See figure 5-12b of WCAP test report)

Figure 1-2 Transverse Mode SWC Test Connections

(See figure 5-12c of WCAP test report)

Figure 1-3 Block Diagram of SWC Test

SURGE TEST DATA SHEET

Procedure Rev. _

	TEST #
TYPE	
TRANSVERSE MODE	
COMMON MODE	
TEST INJECTION POINT I/O CA	RD TYPE POINT #
PRE-TEST	
DATA LOGGER VERIFICATION PRINT OUTP SYSTEM STATUS:	
REMARKS AND TEST OBSERVATION	
DISCONNECT DATA LOGGER	
IEST	
TAPE RECORDER FOOTAGE BEGIN	_ END SET #
SYSTEM STATUS:	
REMARKS AND TEST OBSERVATION	
POST-TEST	
DATA LOGGER DATA VERIFICATION* PRINT O	UTPUT #
SYSTEM STATUS:	
REMARKS AND TEST OBSERVATION	
PERFORMED	REVIEWED

Figure 1-4 Surge Test Data Sheet

TABLE 1-1 SIMULATED INPUT SIGNAL

. .

	Channel Rame	Charnel Tag #	Terminel Block		Terminel Connection		I/O Board Location		I/O Board Connection		Simulator Signal	Expect in E.U
				Bi	Lo	Sh	Bocacion	Bit .	Lo	5h		
1.	Neutron Flux Lower Ion	NY-441A	13-C		5	•	131-4	•	19		3.00	, 10.00
2.	Neutron Flus Upper Ion	WY-4418	13-с	1	2	,	137-4	2	•		4.84 volt	29,00
3.	Pressarizer Pressure	PY/458Q	13-W				137-6	11	12	14	38.75 FA	2235 ±
4.	Cold Leg Temperature	TE-441B	13-8	1,2	4,3	5	137-6	8,3	7,4	1	425.866 ohme	362.70
5.	Cold Leg Temperature	TE-440B	13-8	7,8	10,9	11	137-6	0,11	9,12	14	425.888 ohma	382.70
6.	Hot Leg Temperature	TE-441A1	13-A	1,2	4,3	5	137-5	6,3	7,4	1	447.392 ohms	616.04
7.	Sot Leg Temperature	TE-441A2	13-A	7,8	10,9	11	137-5	8,11	9,12	14	447.392 ohmo	816.04
€.	Hot Lag Temperature	TE-441A3	13-C	8,9	11,10	12	137-5	20,17	21,18	15	xx ohes	± m
٥.	Steam Generator Level Loop 2	LT-502	13-E	1	2	3	197-2	•	11	14	. 20 MA	25 ± .
10.	Steem Generator Level Loop 3	LT-503	13-E		5	6	137-2	20	17	15	40 PM	75 ± .
11.	RCS Wide Range Pressure	PT-408	13-₩	1	2	,	137-8	20	10	15	12 FM	1500 ±
12.	Pressurizer Vepor Temp	TE-454	13-D	1,2	4,3	5	137-4	20,17	21,18	15	400 CEPS	400.26
13.	Residual Seat Removal Pump Discharge Temp	TE-612	13-D	8,9	11,10	12	137-4	22,25	23,28	28	300 ORBS	260.40

NOTE: - XX - Variable RTD input, set nominally at 447.175 ohms (615.502 Deg f) for the low resistance reading and 448.284 ohms (618.261 Deg f) for the high resistance reading. See step 2.3.2 for details.

ATTACHMENT A SWC TEST CONNECTIONS

NOTE: Use two isolation networks for Bistable Partial Trip and Cabinet AC power input common and transverse mode tests. Install isolation network No. 1 to protect the test lab AC power source. Install isolation network No. 2 to protect the test station trip output monitoring device. Disconnect isolation network "line in" connection during surge application for all transverse mode tests excluding the cabinet AC power input test.

This attachment contains the following tables:

- o Table A-la Common Mode SWC Test Connections
- o Table A-1b Tranverse Mode SWC Test Connections

TABLE A-la COMMON MODE SWC TEST CONNECTIONS

			CONNECT LIN	E-OUT TO			
Channel	1/0 Description	Channel Tag #	Terminal Block	Termi Conne Hi	nal ection Lo	Isolator Type	1/O Board Location/ Channel 1
* 1.	Bistable Partial Trip, Energized	ITS/442G	13-M	1	2	Class non 1E/1E Isolation Barrier	13T-10/1
*2.	Bistable Partial Trip, Deenergized	ITS/442G	13-M	1	2	Class non 1E/1E Isolation Barrier	13T-10/1
3.	Analog Output	IPY/408A	13-N	•	5	Class non 1E/1E Isolation Barrier	13T-16/2
4.	Contact Output (No), Energized	ITY/441A	13-M	7	8	Class non 1E/1E Isolation Barrier	13T-12/2
5.	Contact Output (NC), Energized	1TY/441A	13-H**	7	8	Class non 1E/1E Isolation Barrier	13T-12/2
6.	Contact Output (No), Deenergized	TY/441A	13- H	7	8	Class non 1E/1E Isolation Barrier	13T-12/2

^{*} Disconnect function generator input to variable RTD channel (figure B-1) and use manual switch to control partial trip output condition during surge application.

**Move wire terminated on 13T-12-6 to 13T-12-7 to test NC configuration.

4284N:4

TABLE A-la (Continued) COMMON MODE SWC TEST CONNECTIONS

			CONNECT LIN	E-OUT TO					
Channel	1/0 Description	Channel Tag #	Terminal Block	Termi Conne Hi		Isolator Type	I/O Board Location/ Channel #		
7.	Contact Output (NC), Deenergized	TY/441A	13-M**	1	8	Class non 1E/1E Isolation Barrier	13T-12/2		
8.	WR RTD Input	111/612	13-D	8,9	11,10	N/A	131-4/4		
9.	NR RTD Input	ITY/441Y	13-A	7,8	10,9	N/A	13T-5/2		
10.	Current Loop Input, Active***	IPY/458Q	13T-8	8,9	11,12	N/A	137-8/2		
11.	Current Loop Input Passive***	1PY/458Q	131-8	11	12	N/A	13T-8/2		
12.	Current Loop Input Active	IPY/408	13-N	1	2	N/A	13T-8/3		
13.	WR RTD Input, 0-10 volt application	INY/441A	13-C	•	5	N/A	13T-4/2		
14.	Cabinet AC Power Input	N/A	13-W	11	12	N/A	N/A		
15.	Contact Output (NO/NC/C), Energized	1TY/441A :	13-M	7	8	Class non 1E/1E Isolation Barrier	13T-12/2		

^{**}Move wire terminated on 13T-12-6 to 13T-12-7 to test NC configuration.
***Active operation utilizes on-board DC power supply. Passive operation utilizes external power supply.

TABLE A-1a (Continued)

COMMON MODE SWC TEST CONNECTIONS

	CONNECT LINE-OUT TO										
Channel	I/O Description	Channa? Tag #	Forminal Block	Termi Conne Hi		Isolator Type	I/O Board Location/ Channel #				
16.	Contact Output (NO/NC/C), Deenergized	1TY/441A	13-M	,	8	Class non 1E/1 Isolation Barrier	13T-12/2				
17.	WR RTD Input	TTY/454	13-0	1,2	4,3	R/A	137-4/3				
18.	NR RTD Input	ITY/441X	13-A	1,2	4,3	K/A	137-5/1				
19.	Current Loop Input	IPY/4580	137-8	8	11	N/A	137-8/2				

-101

TABLE A-1b
TRANVERSE MODE SWC TEST CONNECTIONS

Channel #	1/0 Description	Channel Tag #	Terminal Block	Conn Line Hi		Isolator Type	I/O Board Location/ Channel
•1.	Bistable Partial Trip, Energized	1TS/442G	13-M	1	2	Class non 1E/1E Isolation Barrier	13T-10/1
2.	Bistable Partial Trip, Deenergized	11S/442G	13- H	1	2	Class non 1E/1E Isolation Barrier	13T-10/1
3.	Analog Output	IPY/408A	13-N	•	5	Class con IE/IE Isolation Barrier	131-16/2
4.	Contact Output (NO), Energized	ITY/44IA	13-H	7	8	Class non 1E/1E Isolation Barrier	13T-12/2
5.	Contact Output (NC), Energized	ITY/441A	13-M**	,	8	Class non 1E/1E Isolation Barrier	131-12/2
6.	Contact Output (NO), Deenergized	ITY/441A	13- H	7	8	Class non 1E/1E	13T-12/2
7.	Contact Output (NC), Deenergized	1TY/441A	13-H**	7	8	Class non 1E/1E Isolation Barrier	13T-12/2

TABLE A-16 (Continued)
TRANVERSE PRODE SWC TEST CONNECTIONS

Channel Ø	I/O Description	Channel Tag #	Terminal Block	Conn Line Hi		Isolator Type	I/O Board Location/ Channel #
8.	WR RTD Input	111/612	13-0	8	9	R/A	137-4/4
9.	WR RTD Input	114/612	13-0	10	11	N/A	137-4/4
0.	WR RTD Input	117/612	13-0	8	10	N/A	13T-4/4
11.	WR RYD Input	117/612	13-0	8	11	N/A	137-4/4
12.	WR RYD Input	117/612	13-0	9	10	R/A	137-4/4
13.	WR RTD Input	114/612	13-0	,	11	N/A	131-4/4
14.	Current Loop Input, Active	TPY/458Q	131-8	8	11	W/A	13T-8/2
15.	Current Loop Imput, Active	IPY/458Q	137-8	8	9	8/A	13T-8/2
16.	rrent Loop Input. Active	1PY/458Q	137-8	11	12	N/A	131-8/2
17.	Current Loop Input, Passive	1PY/458Q	131-8	8	9	N/A	13T-8/2
18.	Current Loop Input, Active	IPY/408	13-N	1	2	N/A	13T-8/3

C-10

TABLE A-1b (Continued) TRANVERSE MODE SWC TEST CONNECTIONS

channel I	1/0 Description	Channel Tag #	Terminal Block	Conr Line Hi	ect -Out Lo	Isolator Type	I/O Board Location/ Channel #
9.	WR RTD Input, 0-10 Volt Application	INY/441A	13-C	•	5	N/A	137 - 172
20.	Cabinet AC Power Input	N/2	13-W	1	2	N/A	N/A
11.	Contact Output (NO/NC), Energized	ITY/441A	13-M	7	8	Class non 1E/1E Isolation Barrier	137-12/2
2.	Contact Output (NO/NC), Deenergized	1TY/441A	13-M	7	8	Class non 1E/1E Isolation Barrier	13T-12/2
3.	WR RTD Input	ITY/454	13-D	2	3	N/A	137-4/3
4.	WR RTD Input	ITY/454	13-0	1	•	N/A	13T-4/3
5.	NR RTD Input	117/441X	13-A	2	3	N/A	137-5/1
6.	NR RTD Input	1TY/441X	13-A	1	•	N/A	13T-5/1
7.	NR RTD Input	177/4417	13-A	9	10	N/A	13T-5/2
8.	NR RTD Input	117/4417	13-A	8	11	N/A	137-5/2

ATTACHMENT B FIELD CONNECTIONS AND SIMULATION

See test procedure JPD-111687-0 figures B-3 through B-9 for input simulation and input/output monitoring connections.

Cabinet Configuration Information:

The cabinet under test, Qualification Unit 2, is an exact replica of Watts Bar Nuclear Power Station Protection Rack 13. The following drawings document the cabinet configuration. Copies of these drawings will be included as part of the final test report.

Drawing Description	Drawing Number/Rev.
Terminal Block Wiring Diagram, Protection Set 4	1-47043 PW-13, rev. 3E
Process Control Block Diagram, Delta T/TAVG System	108D408 sh. 10, rev. 11
Process Control Block Diagram, W.R. S.G. Level	108D408 sh. 34, rev. 8
Process Control Block Diagram, Pressurizer Liquid/Vapor Temp.	108D408 sh. 38, rev. 4
Process Control Block Diagram, RHR Pump Discharge Temp	108D408 sh. 39, rev. 5
Process Control Block Diagram, RCS Wide Range Pressure	108D40B sh. 43, rev. 1
Eagle-21 Schematic Diagrams, Rack 13 Protection Set 4	1856E69 sh. 2, rev. 2

ATTACHMENT C TRANSIENT DATA RECORDING SYSTEM CONNECTIONS

This attachment contains the following:

- o Table C-1 Tape Recorded Data
- o Table C-2 Data Logger Recorded Data
- o Table C-3 Strip Chart Recorded Data

TABLE C-1

Channel	Recorded Signal	Tag	Terminal Block	1 10-1	onnect Lo	Maria le contra	Buffer Amplifier Gain
1.	Bistable Partial Trip	ITS/442D	13M	3	4		.05
2.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
3.	Bistable Partial Trip	ITS/441C	13-L	1	2		.05
4.	Bistable Partial Trip	ITS/441D	13-L	3	4		.05
5.	Bistable Partial Trip	ITS/441H	13-L	7	8		.05
6.	Bistable Partial Trip	ITS/441G	13-L	5	6		.05
7.	Contact Output	ITY/441	13-M	5	6		.02
8.	Analog Output E/1	ITY/454A	13-G	4	5	6	10
9.	Analog Output E/I	1TY/441L	13-K	7	10	11	10
10.	Analog Input I/E	1PY/458Q	•				10
11.	Analog Output E/I	1TY/441K	13-K	1	4	5	10
12.	Analog Input I/E	IPY/408					20
13.	Analog Output E/I	IPY/408B	13-N	7	8	9	10
14.	Function Generator Sig.		**				.05

^{*}Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**}Monitor function generator output signal. See figure B-3.

	TAB	LE C-2	
DATA	LOGGER	RECORDED	DATA

Channel	Recorded Signal	Tag	Terminal Block	Terminal Connection		
				Hi	Lo	Sh
6.	Analog Input E/E	INY/441B	13-C	1	2	3
7.	Analog Input E/E	INY/441A	13-C	4	5	6
9.	Contact Output	ITY/441	13-M	5	6	
10.	Contact Output	ITY/441A	13-M	7	8	
22.	Analog Output E/I	ITY/441L	13-P	10	11	12
23.	Analog Output E/I	1TY/454A	13-G	4	5	6
24.	Analog Output E/I	ITY/441K	13-P	7	8	9
25.	Analog Output E/I	1LY/502B	13-K	1	4	5
26.	Analog Output E/I	1PY/408B	13-N	7	8	11
27.	Analog Output E/I	ILY/503B	13-K	7	10	11
35	Analog Input I/E	1PY/458Q				
36	Analog Input I/E	11.Y/502				
37	Analog Input I/E	ILY/503				
38	Analog Input I/E	IPY/408				

^{*}Measure current across 20 ohm transmitter test resistor. See figure B-4.

	TABLE	C-3
STRIP	CHART	RECORDED

Channel	Recorded Signal	Tag	Terminal Block		Termin Connect	tion	Buffer*** Amplifier Gain
1.	Function Generator Sig.	N/A	••				.05
2.	Bistable Partial Trip	ITS/442D	13M	3			.05
3.	Bistable Partial Trip	ITS, 426	13-M	1	,		.05
4.	Bistable Partial Trip	ITS/441C	13-L	1	,		.05
5.	Bistable Partial Trip	ITS/441D	13-L	3			.05
6.	Bistable Partial Trip	ITS/441H	13-1	,	8		.05
7.	Bistable Partial Trip	ITS/441G	13-L	5	6		.05
8.	Analog Input E/E	INY/441B	13-C	1	2	3	2.0
9.	Contact Output	ITY/441	13-M	5	6	•	
10.	Analog Output E/I	ITY/454A	13-6	4	5	6	.02
11.	Analog Output E/I	ITY/441L	13-K	7			10
12.	Analog Input I/E	IPY/4580	*	′	10	11	10
13.	Analog Output E/I	ITY/441K	13-K				10
14.	Analog Input I/E	IPY/408	13-7	1	4	5	10
15.	Ar og Output E/I	IPY/408B					20
16.	Analog Input E/E			7	8	9	10
	marty imput t/t	INY/441A	13-C	4	5	6	2.0

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**} Monitor function generator output signal. See figure B-3.

^{***} Adjust buffer amplifier and/or strip chart recorder bias controls to obtain approximately mid-scale readings for analog input/output signals and full swing for digita. "tput signal 0 to 1 transition.

JPD 111687-3

DATE 11/16/87 REVISION NO.

RADIO FREQUENCY INTERFERENCE TEST PROCEDURE

FOR

EAGLE-21 PROTECTION

SYSTEM

C-111

1.0 INTRODUCTION

This procedure details the Radio Frequency Interference (RFI) tests performed on the Eagle-21 protection system.

These tests will consist of exposing the Eagle-21 protection system to a known electromagnetic field and measuring the effects on system input/output processing. Tests are to be conducted par the intent of SAMA standard PMC 33.1-1978, Class 1 and 2, bands a,b and c.

The test configuration is documented in Attachments A and B.

2.0 PREPARATION FOR TEST

2.1 Locate the Eagle-21 cabinet in the anechoic chamber. Position the cabinet such that the cabinet is 1 meter from the transmitting antenna and the center of the microprocessor card cage is 59-1/2 inches from the anechoic chamber floor.

Connect the cabinet bus bar to the test facility ground plane via a short bonding cable.

- 2.2 Connect the field cabling to sensor simulation, load simulation, and contact output loads per Attachments B and Table 1-1. Input/output signal cabling shall be run in exposed vashielded cable trays.
- 2.3 Obtain system baseline data:
 - 2.3.1 System baseline data will be taken to verify system operation. Input voltage and current and resistance values corresponding to 0 100% of scale in 25% increments and record. Obtain MMI printout of analog input information and record analog input/output readings via data logger printout.

- 2.3.2 Set signal inputs per table 1-1. Adjust analog input signals, using the MMI to obtain the expected engineering unit values specified in table 1-1. Using figure B-6 in Noise Test Procedure JPD-111687-0 as a reference, adjust the variable RTD channel per the following procedure:
 - o Open the manual switch input to the variable RTD board.
 - O Adjust the high adjust potentiometer so that channel TE-441A3 reads 618.261+/-.375 Deg f on the MMI.
 - Verify that the TAVG MMI reading equals 589.740 + .2 Deg f. Verify the following actual bistable output status:

TS/441C - Not Tripped

TS/441G - Not Tripped

TS/441D - Not Tripped

TS/441H - Not Tripped

TS/442D = Tripped

TS/442G = Tripped

Obtain a printout of the Polta T/TAVG system analog inputs, analog test points and comparator information MM1 screens.

- o Close the manual switch input to the variable RTD board.
- O Adjust the low adjust potentiometer so that channel TE-441A3 reads 615.501+/-.375 Deg f on the MMI.
- Verify that the Delta T MMI reading equals 104.237-.3PU.
 Verify the following actual bistable output status:

TS/1441C - Tripped

TS/1441G = Tripoed

TS/1441D = Tripped

TS/1441H - Tripped

TS/1442D - Not Tripped

TS/1442G - Not Tripped

Obtain a printout of the Delta T/TAVG system analog inputs, analog test points and comparator information MMI screens.

- o Open the marual switch input to the variable RTD board and record the results. Obtain MMI printed of analog input information and record analog input/output readings via data logger printout.
- 2.3.3 Using the []_{b,c} Control Computer request a baseline test run of at least 5 data points. Verify that the trip output signals switch upon receipt of the control relay switch signal.

3.0 RFI MODULATION TEST PROCEDURE SEQUENCE

The RFI test sequence described below will be followed for each frequency test run specified in Sections 4.0 through 6.D. See figure 1-1 for a modulation test block diagram.

3.1 Pretest

Obtain a data logger printout of "normal" analog input/output and digital output values.

- 3.2 Disconnect data logger and verify "antenna" connections and configuration for each frequency run as specified in sections 4.0 through 6.0.
- 3.3 Initiate a modulation test run via the []_{b,c} control computer.

 Enter configuration data as prompted by the control computer.

 Configuration data is specified in sections 4.0 through 6.0 for each

test run. Ready the [] $_{b,c}$ Control Computer by entering the calibration file name for the appropriate frequency test run as specification in sections 4.0 through 6.0. Enter the identifying records in the tape recorder log. Simultaneously enter the test run start command via the [] $_{b,c}$ control computer and start the tape recorder. The frequency test run will automatically execute until completion without operator intervention. Upon completion of the frequency test run stop the tape recorder and record the ending tape footage.

- 3.4 Review the strip chart recorder printouts and the control computer data sheets and record any analog output signal deviation and/or trip output status failures. Using the MMI investigate any input/output signal processing anamolies to determine cause.
- 3.5 If significant abnormal system performance is measured, calibration file information for the affected frequency should be examined. If the drive signal for the RF signal generator at the affected frequencies is significantly higher than the adjacent frequency signal levels, repeat the affected frequency test at a signal level consistent with adjacent frequencies.
- 3.6 Obtain a data logger printout and confirm system recovery by comparing to pretest data. Record any discrepancies.
- 3.7 With the system confirmed to be in the pretest condition; proceed to the next test.

4.0 20-160 MHZ FREQUENCY RUN

4.1 Mount the beconical antenna to the antenna tripod/coupler assembly. Ensure that the antenna center-line is 59-1/2 inches from the anechoic chamber floor and 1 meter from the Eagle-21 cabinet. Connect the []_{b,c} power amplifier to the antenna coupler assembly input.

4.2 Follow the test sequence described in Section 3 for each frequency run specified below:

			Antenna	Calibration
Cabinet Position	Field	Strength	Polarization	<u>File</u>
Front	3	v/m	Vert	104A
Front	3	v/m	Horz	101A
Rear	3	v/m	Vert	104A
Rear	3	v/m	Horz	1014
Left side	3	v/m	Vert	104A
Right side	3	v/m	Horz	101A
Front	10	v/m	Horz	102A
Front	10	v/m	Vert	105A
Rear	10	v/m	Horz	102A
Rear	10	v/m	Vert	105A
Left side	10	v/m	Vert	105A
Right side	10	v/m	Horz	102A

5.0 160-500 MHZ FREQUENCY RUN

- 5.1 Mount the log periodic antenna to the antenna tripod/coupler assembly. Ensure that the antenna center-line is 59-1/2 inches from the anechoic chamber floor and 1 meter from the Eagle-21 cabinet.

 Connect the []_{b,c} power amplifier to the antenna coupler assembly input.
- 5.2 Follow the test sequence described in Section 3 for each frequency run specified below:

Cabinet Position	Field Strength	Antenna Polarization	Calibration File
Front	3 v/m	Vert	204A
Front	3 v/m	Horz	201A
Rear	3 v/m	Vert	204A
Rear	3 v/m	Horz	201A

Left side	3 v/m	Horz	201A
Right side	3 v/m	Vert	204A
Front	10 v/m	Horz	202A
Front	10 v/m	Vert	205A
Rear	10 v/m	Horz	202A
Rear	10 v/m	Vert	205A
Left side	10 v/m	Horz	202A
Right side	10 v/m	Vert	205A

6.0 160-500 MHZ FREQUENCY RUN

- 6.1 Mount the 1rg periodic antenna to the antenna tripod/coupler assembly. Ensure that the antenna center-line is 59-1/2 inches from the anechoic chamber floor and 1 meter from the Eagle-21 cabinet.

 Connect the [] b,c power amplifier to the antenna coupler assmebly input.
- 6.2 Follow the test sequence discribed in Section 3 for each frequency run specified below:

			Antenna	Calibration
Cabinet Position	Field	Strength	Polarization	File
Front	3	v/m	Vert	304A
Front	3	v/m	Horz	301A
Rear	3	v/m	Vert	304A
Rear	3	v/m	Horz	301A
Left side	3	v/m	Horz	301A
Right side	3	v/m	Vert	304A
Front	10	v/m	Horz	302A
Front	10	v/m	Vert	305A
Rear	10	v/m	Horz	302A
Rear	10	v/m	Vert	305A
Left side	10	v/m	Horz	302A
Right side	10	v/m	Vert	305A

7.0 KEYING TESTS

The keying tests will be performed exposing the most susceptable side of the wipment as determined from the modulation tests. At least three frequency data points per octave must be chosen.

Frequencies which generated input/output processing anamolies during the modulation test should be chosen. If no anamolies occurred over a given octave frequency data points should be evenly spaced. Follow the test sequence below for each keying frequency data point. See figure 1-2 for a keying test block diagram.

- 7.1 Obtain a data logger printout of "normal" analog input/output and digital output valves.
- 7.2 Disconnect the data logger and verify proper "antenna" connections for the data point chosen.
- 7.3 Initiate a keying test run via the []_{b,c} Control Computer.
 Enter configuration data as prompted by the control computer.
 Manually enter the frequency and amplitude into the RF signal generator using appropriate calibration file information. Manually start the strip chart recorders, the tape recorder and trigger the IBM control computer. The []_{b,c} Control Computer will then automatically execute the keying test. Repeat the above sequence for each selected keying test data point.

Note: Follow the guidelines as stated for the modulation test in step 3.5.

(See figure 5-17 of WCAP test report)

Figure 1-1 Block Diagram of Radio Frequency Interference Modulation Tests

(See figure 5-18 of WCAP test report)

Figure 1-2 Block Diagram of Radio Frequency Interference Keying Tests

8.0 ACCEPTANCE CRITERIA

8.1 Description

The acceptance criteria for the Eagle 21 (15 Safety Related System) is that the system shall remain operational while exposed to radio frequency interference and demonstrate recovery upon removal of radio frequency interference.

TABLE 1-1 SIGNAL SIGNAL

1. Emerican Flux HT-441A 13-C 4 5 6 137-4 9 13 3.00 2. Section Flux HT-441A 13-C 1 2 3 137-4 2 6 17 4.84 volt 3. Freshulter HT-441B 13-C 1,2 4,3 3 137-6 11 17,4 1 4.84 volt 4. Cold Les Temperature HT-441B 13-B 1,2 4,3 5 117-B 13 1,4 1 4.33 feet dem 5. Cold Les Temperature HT-441B 13-B 1,2 4,3 5 117-B 1,7 1 4.33 feet dem 6. Det Les Temperature HT-441B 13-B 1,2 4,3 5 117-B 6,3 7,4 1 4.33 feet dem 6. Det Les Temperature HT-441B 13-B 1,2 4,3 5 117-B 6,3 7,4 1 4.33 feet dem 7. Det Les Temperature HT-441B 13-B 1,2 4,3 3		Chemel	Chemel Top 9	Terretre I Block	ĕ	Terminel Connection Lo S	. £	1/0 Board Location		1/0 Board Connection Lo	6	Signal	Expected Signal to E.U.
1. State Fluxt H74412 13-C 1. 2. 3 137-4 2. 6 - 137-4 2. 6 - 137-4 1.2 4.8 wolf 3. Freeduriner Fluxter T7450Q 13-B - 2 - 3 137-6 13. - 3 137-6 13. - 3 137-6 13. - 3 137-6 13. - 3 137-6 13. <th>-</th> <th>Featron Flux Lower fon</th> <th>M-441A</th> <th>ž</th> <th></th> <th>•</th> <th></th> <th>137-4</th> <th></th> <th>2</th> <th></th> <th>3.00</th> <th>18.00 ± .085</th>	-	Featron Flux Lower fon	M-441A	ž		•		137-4		2		3.00	18.00 ± .085
3. Freeduriter Freedure 71/50q 13-H	2	Restron Flux Upper Ion		n	-	2		137-4	2			4.84 wilt	29.00 ± .003
4. Cold Leg Temperature TT-4418 13-6 1,2 4,3 5 13-6 6,3 7,4 1 425.066 cham 5. Cold Leg Temperature TE-4408 13-6 1,6 11 147-6 6,13 7,4 1 425.066 cham 6. Bot Leg Temperature TE-441A2 13-4 7,6 10,0 11 137-5 6,3 7,4 1 425.066 cham 7. Bot Leg Temperature TE-441A2 13-6 0,9 11 137-5 0,17 1,7 1 40,375 cham 8. Steam Generator LE-41A2 13-6 0,9 11,10 12 137-7 0,17 1,1 1	3.	Presentiser Presente	PT/458Q	13-8				131-6	п	11	=	36.75 PM	2235 ± 1.00
5. Cold Leg Temperature IT-4608 13-8 7,6 11 13-6 11 13-6 11 13-6 11 13-6 11 13-6 11 13-6 13 13-6 13 13-6 13 13-7 1		Cold Log Temperature	E-44.B	13-6	1,2	.,3	*	137-6	6,3	1.0	-	425.866 oles	362.70 ± .375
6. Dot Leg Temperature TE-441A1 13-A 1,2 4,3 5 13-5 6,3 7,4 1 44,382 obsession 7. Bot Leg Temperature TE-441A3 13-C 0,0 11 137-5 0,11 0,12 14 447,362 obsession 8. Steam Generator LT-902 13-E 1 2 3 137-2 6 11 14 20 feet 11 14 20 feet 11 2 3 137-2 6 137-2 6 137-2 6 137-2 6 137-2 6 137-2 7 13 40 feet 14 20 feet 13 40 feet 14 20 feet 137-2 6 137-2 20 17 13 40 feet 13 40 feet 13 40 feet 13 40 feet 14 40 feet 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 <td></td> <td>Cold Leg Temperature</td> <td>1E-440B</td> <td>13-8</td> <td>7.8</td> <td>10,9</td> <td>=</td> <td>137-6</td> <td>8,111</td> <td>9,12</td> <td>=</td> <td>425.866 olm</td> <td>362.70 ± .375</td>		Cold Leg Temperature	1E-440B	13-8	7.8	10,9	=	137-6	8,111	9,12	=	425.866 olm	362.70 ± .375
TE-41M2 13-4 7,6 10,0 11 13T-5 6,11 6,12 14 447,382 chee TE-41M3 13-C 6,9 11,10 12 13T-5 20,17 21,10 15 17 chee LT-502 13-E 1 2 3 13T-2 6 11 10 20 ms LT-503 13-E 4 5 6 13T-2 20 17 15 60 ms FT-406 13-E 1 2 3 13T-6 20 17 15 10 ms TE-434 13-E 1,2 4,3 5 13T-4 20,17 21,19 15 400 cms TE-612 13-D 6,0 11 10 12 13 11 14 22,25 22,25 22,25 23,25 23,00 cms	•	Bot Leg Temperature	12-44141	4-CI	1,2	6.3	•	13T-5	6,9	•		447.382 obse	816.641 ± .375
6. Rot Les Temperiture TE-41A3 13-C 6.9 11,10 12 13T-2 6 11,10 12 13T-2 6 11,10 12 13T-2 6 11,10 12 13T-2 6 11,11 13 14 20 MB 10. Steam Generator L1-303 13-E 4 5 6 13T-2 20 17 13 40 MB 11. Steam Generator L1-703 13-E 4 5 6 13T-2 20 17 13 40 MB 11. Presented Tressure TE-454 13-E 1,2 4,2 5 13T-4 20,17 21,18 13 400 OBES 12. Presentive Tempor TE-454 13-D 6,9 13 T-4 22,25 23,25 23,28 29 300 OBES	~	Bot Leg Temperature	TE-41/17	13-4	7.0	10,0	u	137-5	8,111	6,12	=	447.382 obs	616.041 ± .375
8. Steam Generator LIT-502 13-E 1 2 3 13T-2 0 11 14 10. Steam Generator Lavel Loop 3 13-E 4 5 6 13T-2 20 17 15 11. Steam Generator Lavel Loop 3 17-406 13-F 1 2 3 13T-6 10 15 12. Presenter Freesure 17-406 13-F 1,2 4,2 5 13T-4 20,17 21,19 15 13. Residual Seat Removal 15-612 13-D 6,9 13-10 12 13T-4 22,25 23,28 29		Not Leg Temperature	TZ-441A3	13-6	8.8	11,10	12	137-5	20,17	21,10	12		#
Steam Generator LT-503 13-E * 5 6 137-2 20 17 15 Level Loop 3 RCS Wide Range FT-406 13-F 1 2 3 13T-6 20 10 13 Pressure Freesure Freesure FT-406 13-F 1,2 4,3 5 13T-4 20,17 21,18 13 Residual Bost Removal TE-612 13-F 6,9 13 10 12 13T-4 22,25 22,28 28 Residual Bost Removal TE-612 13-F 6,9 13 10 12 13T-4 22,25 22,28 28	•	Stem Generator Level Long 2	1.1-502	140	-	7		1317-2	•	=	:	20 M	25 ± .128E
RCS Wide Range FT-406 13-9 1 2 3 13T-6 20 16 15 Presentiser Vapor TC-454 13-6 1,2 4,3 5 13T-4 20,17 21,10 15 Residual Best Removal TE-512 13-0 6,9 13.10 12 13T-4 22,25 23,28 29 Rusp Discharge Temp 13-0 6,9 13.10 12 13T-4 22,25 23,28 29	0	Steem Generator Level Loop 3	11-303	1 n	•	•		137-2	22	n	n	ž s	19 1. 1281
Presentiser Tapor TE-454 13-6 1,2 4,3 5 13T-4 20,17 21,10 15 Icomp Residual Seat Removal TE-612 13-0 6,9 19.10 12 13T-4 22,25 23,26 20 Pump Discharge Temp Temp Discharge Temp 15-0 6,9 19.10 12 13T-4 22,25 23,26 20	1	RCS Wide Renge	80+-IA	* n	-	2	•	137-6	20	:	n	£	1300 ± 3.70
Residual Seat Removal IE-612 13-D 6,9 17 10 12 13T-4 22,25 23,26 29 Funp Discharge Temp	2	Presentiser Vapor Imp	*G-21	9-61	1,2	?	•	137-4	20,17	21.10	2	560 00t	400.268 ± 1.05
		Residual Sest Removal Pump Discharge Temp	12-612	13-0	0.0	13 10		131-4	22,25			300 000	280.406 ± 1.05

MOTE. - XX - Variable RID input, set nominelly at 447.175 ohms (615.502 Deg f) for the Zow resistance reading and 448.284 ohms (618.281 Deg f) for the high resistance reading. See atep 2.3.2 for details.

RADIO FREQUENCY INTERFERENCE TEST DATA

TARGET: (CABINET POSITION) CALIBRATION FILE: FIELD STRENGTH LEVEL: (V/m)
TYPE OF ANTENNA: (LOG PERIODIC OR BICONICAL)
ANTENNA POLARIZATION: (HORIZONTAL OR VERTICAL) DATE: TEST PERFORMED BY: REVIEWED BY: TAPE NAME: TAPE SET: TAPE RECORDER START AT: (FOOT) FREQUENCY: (MHZ) (DATE) EVENT DIG/INPUT 00 0011 (EXPECTED TRIP OUTPUT PATTERN) 11 1100 3 00 0011 REMARKS: FREQUENCY: (MHZ) (DATE) (TIME) EVENT DIG/INPUT 00 0011 2 11 1100 00 0011 REMARKS: FREQUENCY: (MHZ) (DATE) ERROR IN THE CHANGING CONDITION OF BISTABLE STATUS (TRIP OUTPUT ERROR MESSAGE) EVENT DIG/INPUT 00 0011 11 1101 00 0011 REMARKS: ENDING TAPE RECORDER FOOTAGE FOR THIS SET OF DATA: (FOOT) Figure 1-3. RFI Modulation Test Data Sheet

RADIO FREQUENCY INTERFERENCE TEST DATA

	TARGET: (CABINET FIELD STRENGTH LEV TYPE OF ANTENNA: ANTENNA POLARIZAT		ICAL) RTICAL)
	DATE:		
	TEST PERFORMED BY	:	
	REVIEWED BY:		
	TAPE NAME: TAPE SET:		
	TAPE RECORDER STA	RT AT: (FOOT)	
(DATE) (TIME)	FREQUENCY: (MHZ)		
	EVENT	(FIRST KEY CYCLE) DIG [K-OFF] INPUT	(SECOND KEY CYCLE) DIG [K-ON] INPUT
(EXPECTED TRIP OUTPUT PATTERNS)	1	00 0011 11 1100	00 0011 11 1100
REMARKS:			
		FREQUENCY: (MHZ)	
(DATE) (TIME)			
	EVENT 1 2	DIG [K-OFF] INPUT 00 0011 11 1100	DIG [K-ON] INPUT 00 0011 1. 1100
REMARKS:			
(DATE)		FREQUENCY: (MHZ)	
(TIME)	EVENT 1 2	DIG [K-OFF] INPUT 00 0011 11 1100	DIG [K-ON, INPUT 00 0011 11 1100
REMARKS:			
ENDING TAPE RECO	ORDER FOOTAGE FOR	THIS SET OF DATA: (FOO	T)
	Figure 1-4.	RFI Keying Test Data Si	heet

ATTACHMENT A FIELD CONNECTIONS AND SIMULATION

This attachment contains the following figures:

o Figure A-1 Control Computer(s)/Test Station Connections

See test procedure JPD-111587-0 figures B-4 through B-9 for input simulation and input/output monitoring connections.

Cabinet Configuration Information:


The cabinet under test, Qualification Unit 2, is an exact replica of Watts Bar Nuclear Power Station Protection Rack 13. The following drawings document the cabinet configuration. Copies of these drawings will be included as part of the final test report.

Drawing Description	Drawing Number/Rev.
Terminal Block Wiring Diagram, Protection Set 4	1-47043 PW-13, rev. 3E
Process Control Block Diagram, Delta T/TAVG System	1080408 sh. 10, rev. 11
Process Control Block Diagram, W.R. S.G. Level	108D408 sh. 34, rev. 8
Process Control Block Diagram, Pressurizer Liquid/Vapor Temp.	108D408 sh. 38, rev. 4
Process Control Block Diagram, RHR Pump Discharge Temp	108D408 sh. 39, rev. 5

Process Control Block Diagram, RCS Wide Range Pressure

108D408 sh. 43, rev. 1

Eagle-21 Schematic Diagrams, 1856E69 sh. 2, rev. 2 Rack 13 Protection Set 4



ATTACHMENT B TRANSIENT DATA RECORDING SYSTEM CONNECTIONS

This attachment contains the following:

- o Table B-1 Tape Recorded Data
- o Table B-2 Data Logger Recorded Data
- o Table B-3 Strip Chart Recorded Data

TABLE B-1 TAPE RECORDED DATA

Channel #	Recorded Signal	Tag #	Terminal Block	ILLS IN THE STATE OF	rmina nnect	SON GOTTON ALL PROPERTY.	Buffer Amplifier Gain
1.	Bistable Partial Trip	ITS/442D	13M	3	4		.05
2.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
3.	Bistable Partial Trip	1TS/441C	13-L	1	2		.05
4.	Bistable Partial Trip	1TS/441D	13-L	3	4		.05
5.	Bistable Partial Trip	ITS/441H	13-L	7	8		.05
6.	Bistable Partial Trip	ITS/441G	13-L	5	6		.05
7.	Contact Output	ITY/441	13-M	5	6		.02
8.	Analog Output E/I	ITY/454A	13-G	4	5	6	10
9.	Analog Output E/I	1TY/441L	13-K	7	10	11	10
10.	Analog Input I/E	IPY/458Q	*				10
11.	Analog Output E/I	1TY/441K	13-K	1	4	5	10
12.	Analog Input I/E	IPY/408					20
13.	Analog Output E/I	IPY/408B	13-N	7	8	9	10
14.	Function Generator Sig.	N/A	**				.05

^{*}Measure current across 20 ohm transmitter test resistor. See figure 5-4.

^{**}Monitor function generator output signal. See figure B-3.

TABLE B-2 DATA LOGGER RECORDED DATA

Channel	Recorded Signal	Tag	Terminal Block		minal necti Lo	
6.	Analog Input E/E	INY/441B	13-C	1	5	3
7.	Analog Input E/E	INY/441A	13-C	4	5	6
9.	Contact Output	ITY/441	13-M	5	6	
10.	Contact Output	ITY/441A	13-M	7	8	
22.	Analog Cutput E/I	1TY/441L	13-P	10	11	12
23.	Analog Output E/I	ITY/454A	13-G	4	5	6
24.	Analog Output E/I	ITY/441K	13-P	7	8	\$
25.	Analog Output E/I	ILY/502B	13-K	1	4	
2€.	Analog Output E/I	IPY/408B	13-N	7	8	11
27.	Analog Output E/I	ILY/503B	13-K	7	10	11
35	Analog Input I/E	IPY/458Q				
36	Analog Input I/E	ILY/502				
37	Analog Input I/E	ILY/503				
38	Analog Input I/E	IPY/408	*			

^{*}Measure current across 20 ohm transmitter test resistor. See figure B-4.

	TABLE	8-3
STRIP	CHART	RECORDED

	Signal	Tag #	Terminal Block	D-07-02-02-03	ermina onnect Lo	Charles Annual Control	Buffer** Amplifier Gain
1.	Function Generator Sig.	N/A	**				.05
2.	Bistable Partial Trip	ITS/442D	13M	3	4		.05
3.	Bistable Partial Trip	ITS/442G	13-M	1	2		.05
4.	Bistable Partial Trip	JTS/441C	13-L	1	2		.05
5.	Bistable Partial Trip	ITS/441D	13-1.	3	4		.05
6.	Bistable Partial Trip	ITS/441H	13-L	7	8		.05
7.	Bistable Partial Trip	175/4416	13-L	5	6		.05
8.	Analog Input E/E	INY/441B	13-0	1	2	3	2.0
8a.	Keying Signal	N/A	****				.05
9.	Contact Output	ITY/441	13-M	5	6		.02
10.	Analog Output E/I	ITY/454A	13-G	4	5	6	10
11.	Analog Output E/I	1TY/441L	13-K	7	10	11	10
12.	Analog Input I/E	IPY/458Q	*				10
13.	Analog Output E/I	ITY/441K	13-K	1	4	5	10
14.	Analog Input I/E	JPY/408	•				20
15.	Analog Output E/I	1PY/408B	13-N	7	8	9	10
16.	Analog Input E/E	INY/441A	13-C	4	5	6	2.0

^{*} Measure current across 20 ohm transmitter test resistor. See figure B-4.

^{**} Monitor function generator output signal. See figure B-3.

^{***} Adjust buffer amplifier and/or strip chart recorder bias controls to obtain approximately mid-scale readings for analog input/output signals and full swing for digital output signal 0 to 1 transition.

^{****} Monitor analog input INY/441B for modulation tests. Monitor control signal to keying relay for keying tests.

APPENDIX D TEST EQUIPMENT LIST

Table D-1 describes the test equipment.

TABLE D-1 TEST EQUIPMENT LIST

b,c

TABLE D-1 TEST EQUIPMENT LIST

b,c

	TABLE D-1	
TEST	EQUIPMENT	LIST

_ b,c

TABLE D-1 TEST EQUIPMENT LIST

b,c