

Kevin Mulligan Site Vice President Grand Gulf Nuclear Station Tel. (601) 437-7400

GNRO-2015/00012

March 3, 2015

U.S. Nuclear Regulatory Commission

Attn: Document Control Desk Washington, DC 20555-0001

SUBJECT:

Response to License Amendment Request for Revision of Five Technical

Specification Allowable Value Setpoints Request for Additional Information

Grand Gulf Nuclear Station, Unit 1

Docket No. 50-416 License No. NPF-29

REFERENCES:

1. Electronic Request for Additional Information Regarding "License Amendment Request for Revision of Five Technical Specification Allowable Value Setpoints."

2. Entergy Letter, "License Amendment Request for Revision of Five Technical Specification Allowable Value Setpoints," GNRO-2014/00014, dated August 1, 2014 (ADAMS Accession No. ML14216A383).

Dear Sir or Madam:

Entergy Operations, Inc. is providing in Attachment 1 a response to the Reference 1 Request for Additional Information (RAI). The RAI is in response to the Reference 2 License Amendment Request (LAR). Attachments 2-6 provide supporting vendor information.

This letter contains no new commitments. If you have any questions concerning this submittal, please contact Mr. James Nadeau at (601) 437-2103.

I declare under penalty of perjury that the foregoing is true and correct; executed on March 3, 2015.

Sincerely,

KJM/tmc

Attachments: 1. Response to Request for Additional Information

Attachments (continued):

- 2. TR Model Relay Vendor Information
- 3. ETR Model Relay Information
- 4. LSS Vendor Manual
- 5. LSS Vendor Information
- 6. LSS Reset Information

CC:

U.S. Nuclear Regulatory Commission ATTN: Mr. A. Wang, NRR/DORL (w/2) Mail Stop OWFN 8 B1 11555 Rockville Pike Rockville, MD 20852-2738

U.S. Nuclear Regulatory Commission ATTN: Mr. Marc L. Dapas (w/2) Regional Administrator, Region IV 1600 East Lamar Boulevard Arlington, TX 76011-4511

NRC Senior Resident Inspector Grand Gulf Nuclear Station Port Gibson, MS 39150

Dr. Mary Currier, M.D., M.P.H State Health Officer Mississippi Department of Health P.O. Box 1700 Jackson, MS 39215-1700

Attachment 1 to GNRO-2015/00012

Response to Request for Additional Information

1) The license amendment request (LAR) requests correction of five non-conservative technical specification allowable values. However, the LAR does not explain how the licensee determined the current allowable values to be non-conservative, and thus the changes requested in the amendment. Please explain how the current allowable values in the technical specification (TS) were not conservative and therefore resulted in the need for correcting these values.

Response:

The current Tech spec AV's were determined to be non-conservative based on new revisions to the associated setpoint calculations that were provided to the NRC in the August 1, 2014, LAR.

When the allowable values for the Containment Spray Actuation Time Delay and ADS System Initiation Time Delay were originally derived by GE they assumed a 2% repeatability / accuracy (reference 22A3856AA and 22A3139AK). PERR 93/D8630 rev 1 authorized the replacement of obsolete 164C5257 (FTR) relays that have a 2% repeatability / accuracy (normal environment) with 169C9488 (ETR) relays that have a 5% repeatability / accuracy (normal environment) without addressing the accuracy difference and the impact on associated setpoint calculations JC-Q1B21-K114 or JC-Q1E12-K093. MNCR 0652-83 earlier approved the replacement of the FTR relay with the ETR relay. It incorrectly assumed that the extreme environment 10% accuracy / repeatability specification (which applies to both the FTR and ETR) was utilized. The revised calculations conservatively assume a 5% repeatability / accuracy for the ETR relays. Based on the revised calculation JC-Q1B21-K114, a conservative AV of 115 seconds is being proposed for the ADS initiation timer. Based on the revised calculation JC-Q1E12-K093, a conservative lower AV of 10.6 minutes is being proposed for the Containment spray timers.

Per calculation JC-Q1R21-90024-1, no allowance for loop uncertainty exists between the 3744 V lower analytic limit and the lower allowable value currently specified in tech spec table 3.3.8.1-1 for the 4160 VAC Div 1 & 2 degraded voltage setpoint. Based on the revised calculation JC-Q1R21-90024-1, a conservative AV of 3764.25 VAC is being proposed for the Div 1 and 2 Degraded 4.16 KV Bus Voltage.

Per calculation JC-Q1P81-90024, the 3558.8 VAC lower allowable value currently Specified for the Div 3 degraded voltage setpoint is slightly non-conservative. Based on the revised calculation JC-Q1P81-90024, a conservative lower AV of 3605 VAC is being proposed for the Div 3 Degraded 4.16 KV Bus Voltage.

Per calculation JC-Q1P81-90024, the 3.6 second lower allowable value currently Specified for the Div 3 degraded voltage setpoint time delay is slightly non-conservative. Based on the revised calculation JC-Q1P81-90024, a conservative lower AV of 3.68 seconds is being proposed for the Div 3 Degraded 4.16 KV Bus Voltage time delay.

2) Section 2.1 in the LAR lists the proposed changes for the five TS allowable values, in addition to information regarding the current Allowable Value (AV) identified in the Technical Specifications. The staff noted the Current AV for Sys A & B Containment Spray Timers is listed in this section as ≥ 10.25 min. However, the Technical Specifications in Attachments 2 and 3 (TS pages) list the Current AV as ≥ 10.26 min. Please explain the inconsistency with the value reported for Sys A & B Containment Spray Timers.

Response:

The Tech Spec currently specified lower AV for the containment spray timers is 10.26 minutes. The 10.25 second value in the LAR is a typo.

- 3) In Attachment 4 of the LAR, the licensee provided its calculation JC-Q1B21-K114, Instrument Uncertainty and Setpoint Determination for the System IB21-ADS, Initiation Timer Setpoint Validation. The staff has the following questions regarding this calculation:
 - a. Section 2.0, "Design Requirements," (Sheet 7 of 62) identifies the current Technical Specification AV as ≤ 117 seconds. If the LAR is approved and the changes to the TS are implemented, this value in the Design Requirements section of the calculation will no longer be consistent. What is the plan to revise the Design Requirements to reflect the correct TS allowable value?

Response:

The calculation will be revised after the LAR is approved.

b. Section 4.4, "1B21CK005A,B, ADS Timer Vendor Data," (Sheet 11 of 62) provides detailed information taken from the vendor data sheets, including accuracy, repeatability, and environmental capabilities. However, this calculation does not provide the vendor data sheets for the automatic depressurization system (ADS) Timers impacted by this calculation included with the LAR. Please identify the specific model of ADS Timer that is being used and provide a copy of the vendor data sheets for this model so staff can verify the specifications used in the calculation are accurate.

Response:

Vendor data for the TR and ETR model relays is attached.

- 4) In Attachment 5 of the LAR, the licensee provided its calculation JC-Q1E12-K093, Instrument Uncertainty and Setpoint Determination for System E12 Containment Spray Actuation Timer. The staff has the following questions regarding this calculation:
 - a. Section 2.0, "Design Requirements" (Sheet 6 of 47), identifies the current Technical Specification AV as ≥ 10.26 min and ≤ 11.44 min, which are the

Attachment 1 to GNRO-2015/00012 Page 3 of 3

current AVs before this LAR is approved. If the LAR is approved and the changes to the TS are implemented, these values in the Design Requirements section of the calculation will no longer be consistent. What is the plan to revise the Design Requirements to reflect the correct TS allowable value?

Response:

The calculation will be revised after the LAR is approved.

b. Sections 7.12, licensee event report (LER) Avoidance System A Loop, and Section 7.13, LER Avoidance System B Loop, (Sheet 20 of 47) calculate the Z value for the LER avoidance for the System A Loop and System B Loop, respectively. The General Electric setpoint methodology identifies a minimum acceptable value for the Z value. However, this section shows the values for System A and System B are below the minimum acceptable Z value for 90% LER avoidance. Please explain the reason for accepting the Z value values for System A and System B.

Response:

The as-found and as-left data for the relays over a 6.7 year period was collected for the relays and is included in the calculation. During this time period the as-found setting was never below the proposed 10.6 minute (636 second) allowable value.

c. Section 4.3, 1E12K093A, B Vendor Data, and Section 4.4, 1E12AK116 Vendor Data, (Sheet 9 and 10 of 47) provides detailed information taken from the vendor data sheets including accuracy, repeatability, and environmental capabilities. There are no copies of the vendor data sheets for the ETR model timers that are impacted by this calculation included with the LAR. Please provide a copy of the vendor data sheets for this model so that staff can verify the information from the vendor data sheets that is used within the calculation is accurate.

Response:

Vendor data for the ETR model relays is attached.

In Attachment 6 in the LAR, the licensee submitted its calculation JC-Q1R21-90024-1, Division 1 & 2 Degraded 4.16 KV Bus Voltage Setpoint Validation. Section 3.2.4, Uncertainty Effects — Time Delay Relay, (Sheet 9 of 23) provides detail information taken from the vendor data sheets including accuracy and environmental capabilities. However, this calculation does not provide the vendor data sheets for the bistable logic cards and time delay one shot cards that are impacted by this calculation. Please provide a copy of the vendor data sheets for the bistable and time delay cards so that staff can verify the information from the vendor data sheets that is used within the calculation is accurate. A copy of the vendor manual and vendor correspondence is attached.

Attachment 2 to GNRO-2015/00012

TR Model Relay Vendor Information





SERIES GP

SERIES TR

GP/ML/TR Design Features

Among the advances AGASTAT control relays offer over existing designs is a unique contact operating mechanism. An articulated arm assembly amplifies the movement of the solenoid core, allowing the use of a short stroke coil to produce an extremely wide contact gap. The long support arms used in conventional relays are eliminated. Both current capacity and shock/vibration tolerance are greatly increased, as well as life expectancy.

Design/Construction

AGASTAT control relays are operated by a moving core electromagnet whose main gap is at the center of the coil. A shoe is fitted to the core which overlaps the yoke and further increases the magnetic attraction.

The coil itself is in the form of an elongated cylinder, which provides a low mean turn length and also assists heat dissipation. Since the maximum travel of the electromagnet does not provide optimum contacts movement, an ingenious amplifying device has been designed.

This consists of a W-shaped mechanism, shown in figure 1. When the center of the W is moved vertically the lower extremities move closer to each other as can be seen in the illustration. The center of the W mechanism is connected to the moving core of the electromagnet and the two lower points are connected to the moving contacts.

Two of these mechanisms are placed side-by-side to actuate the four contacts sets of the relay. The outer arms of the W mechanisms are leaf springs, manufactured from a flat piece of non-ferrous metal. These outer arms act as return springs for their corresponding contacts. This provides each contact with its own separate return spring, making the contacts

The mechanical amplification of the motion of the electromagnet permits a greater distance between the contacts, while the high efficiency of the electromagnet provides a nominal contact force in excess of 100 grams on the normally open contacts.


All the contacts are positioned well away from the cover and are well ventilated and separated from each other by insulating walls.

The absence of metal-to-metal friction, the symmetrical design of the contact arrangement and the lack of heavy impacts provides a mechanical life of 100,000,000 operations.

For use in AC circuits, the relay is supplied with a built-in rectification circuit, thus retaining the high DC efficiency of the electromagnet. The current peak on energizing is also eliminated and consequently the relay can operate with a resistance in series (e.g. for high voltages or for dropout by shorting the coil). The use of the rectification circuit offers still other advantages. The same model can operated at frequencies ranging from 40 to 400 cycles. Operation of the relay is crisp; even with a low AC voltage, there is a complete absence of hum and vibration.

The plastic dust cover has two windows through which the iron yoke protrudes to facilitate cooling and also to allow direct mounting arrangement of the relay irrespective of the terminals.

Figure 1 - Illustration of Amplification



This diagram illustrates amplification obtained by the articulated operating mechanism.

Seismic & radiation tested EGP, EML and ETR models are available. Consult factory for detailed information.

GP/ML/TR series

10 Amp Control Relay Non-latching, Latching & Timing Versions



(**!**L) File E15631



File LR29186

Users should thoroughly review the technical data before selecting a product part number. It is recommended that users also seek out the pertinent approvals files of the agencies/laboratories and review them to ensure the product meets the requirements for a given application.

Features

- · Occupies very small panel space
- · May be mounted singly, in continuous rows or in groups.
- Available with screw terminal molded socket.
- 4 SPDT contacts.
- Magnetic blowout device option increases DC current carrying ability approximately ten times for both N.O. and N.C. contacts. In both AC and DC operation, the addition of the device will normally double the contact life, due to reduced arcing.

GP/ML Contact Data @ 25°C

Arrangements: 4 Form C (4PDT)

Material: Siver plated. Ratings: See chart.


Expected Life: Mechanical: 100 million operations.

Electrical: See chart and graph.

Contact Ratings and Expected Life

	Current	Power Factor or	Number of Electrical	
Voltage	(Amps)	Time Constant	Operations	Remarks
540 VAC	3	COS Ø = 0.5	15,000	2 contacts in series
380 VAC	15	Resistive	10,000	2 contacts in parallel
380 VAC	10	Resistive	200,000	
380 VAC	3 x 3.3	COS Ø = 0.8	200,000	3hp motor
220 VAC	20	Resistive	20,000	2 contacts in parallel
220 VAC	15	COS Ø = 0.5	20,000	2 contacts in parallel
220 VAC	10	Resistive	400,000	
220 VAC	3 x 6	COS Ø = 0.8	200,000	3hp motor
220 VAC	5		1,500,000	Filament lamps
220 VAC	5	Resistive	3,000,000	
220 VAC	2.5	COS Ø = 0.25	2,000,000	
220 VAC	2	Resistive	15,000,000	
220 VAC	1.25	Resistive	30,000,000	
120 VDC	1.5	Resistive	20,000,000	with blow-out device
48 VDC	10	Resistive	1,000,000	

Load Life Curve





Initial Dielectric Strength

Between non-connected terminals: 2,000V rms, 60 Hz.

Between non-connected terminals & relay yoke: 2,000V rms, 60 Hz.

Initial Insulation Resistance

Between non-connected terminals: 10⁹ ohms at 500VDC.

Between non-connected terminals & relay yoke: 10⁹ ohms at 500VDC.

Coil Data

Voltage: 24, 120 & 220VAC, 60 Hz. Add series resistor for 380-440VDC;

12, 24, 48, 125 & 250VDC.

Duty Cycle: Continuous.

Nominal Coil Power: 6VA for AC coils; 6W for DC coils.

There is no surge current during operation.

Coil Operating Voltage

······································	DC					۸۲	50/60	u-
Nominal Coil Voltage	12	24	48	125	250	24	120	220
Minimum Pick-up					***************************************			
Voltage at 20°C	9	18	36	94	187	19	92	175
Minimum Pick-up								**********
Voltage at 40°C	9.5	19	38	100	200	20	102	188
Maximum voltage for								
continuous use	13.5	27	53	143	275	27	137	245

For 380VAC – Use 6800 ohms 4 watt resistor in series with 220VAC relay. For 440VAC – Use 8200 ohms 6 watt resistor in series with 220VAC relay.

Drop-out voltage is between 10% and 40% of the nominial voltages for both DC and AC (For example: in a 120 VAC unit, drop-out will occur between 12 and 48 volts.) DC relays will function with unfiltered DC from a full-wave bridge rectifier.

Operate Data @ 20°C

Operate Time at Rated Voltage: Between energizing and opening of normally closed contacts, less than 18 milliseconds on AC and less than 15 milliseconds on DC.

Release Time: Between energizing and closing of normally open contacts, less than 35 milliseconds on AC and less than 30 milliseconds on DC. Between de-energizing and opening of normally open contacts, less than 70 milliseconds on AC and less than 8 milliseconds on DC. Between de-energizing and closing of normally closed contacts, less than 85 milliseconds on AC and less than 25 milliseconds on DC.

Environmenal Data

Operating Temperature Range: 0°C to +60°C.

Vibration: Single axis fragility curve data are available on request at fraguencies from 5 Hz, to 33 Hz

frequencies from 5 Hz. to 33 Hz.

Shock: The relay, when kept energized by means of one of its own contact sets, will withstand 40g shock load when operating on DC, and 150g shock load on AC.

Mechanical Data

Mounting Terminals: 16 flat base pins. Screw terminal sockets are available.

Wire Connection: The 16 flat pins are arranged in four symmetrical rows of four pins; the pitch in both directions being .394". Connection may be made to the relay by soldering. Sockets are available with screw terminals.

The internal wiring of the relay is also symmetrical as shown in the adjacent figure, allowing the relay to be inserted into the socket in either of two positions. Terminals B2 and B3 are provided as extra connections for special applications.

Weight: 10.9 oz. (308g) approximately.

Ordering Information

Typical Part No. ➤

GP

ı

V

1. Basic Series:

GP = Non-latching Control Relay

ML = Magnetic Latching Control Relay

2. Coil Voltage:

A = 12VDCB = 24VDC G = 24VAC, 60 Hz.

C = 48VDC

I = 120VAC, 60 Hz. J = 220VAC, 60 Hz.

C = 46VDCD = 125VDC

F = 250VDC

3. Options:

N = Magnetic Blow-out Device


Q = Light to indicate coil energization (GP only, 120VAC, 125VDC, 220VAC and 250VDC voltages only.)

R = Internal diode to suppress coil de-energization transient. (GP only, When used on DC unit, relay release time increases to same value as AC unit).


Our authorized distributors are more likely to maintain the following items in stock for immediate delivery...

GPD GPDN

Outline Dimensions



Wiring Diagrams (Bottom Views)



TR series

10 Amp Control Relay - Timing Version

TR Features

- 8 timing ranges.
- 4 SPDT contacts.
- Magnetic blowout device option increases DC current carrying ability approximately ten times for both N.O. and N.C. contacts. In both AC and DC operation, the addition of the device will normally double the contact life, due to reduced arcing

TR Design/Construction

Couples an advanced electromechanical design with a field-proven solidstate timing network, an adaptation of the circuit used in the AGASTAT premium grade SSC Timer.

This unique circuit also eliminates the need for supplementary temperature-compensation components, affording unusual stability over a realistically broad operating temperature range. It also provides transient protection and protection against premature switching of the output contacts due to power interruption during timing.

Timing Specifications

Operating Mode: On-Delay (Delay on energization).

Timing Adjustment: Internal fized or internal potentiometer. 4 to 120 sec.

Timing Ranges:

.15 to 3 sec. .55 to 15 sec. 10 to 300 sec. 1 to 30 sec. 1 to 30 min.

2 to 60 sec.

2 to 60 min.

Accuracy:

Repeat: ±2% as fixed temerature and voltage.

Overall: ±5% over combined rated extremes of temerature and voltage.

Reset Time: 75ms.

Contact Data @ 25°C

Arrangements: 4 Form C (4PDT) Nominal Rating: 10A @ 120VAC.

Contact Pressure:

Between movable and normally closed contacts: 30 g, typical. Between movable and normally open contacts: 100 g, typical.


Expected Life: Mechanical: 100 million operations. Electrical: See load/life graph.

Initial Dielectric Strength

Between terminals and case and between mutually-isolated

contacts: 2 000VAC

Load Life Curve



Initial Insulation Resistance

Between non-connected terminals: 10⁹ ohms at 500VDC.

Between non-connected terminals & relay yoke: 10⁹ ohms at 500VDC.

Coil Data

Voltage: 120VAC, 50-60 Hz.; 24 & 125VDC.

Transient Protection

1,500 volt transient of less than 100 microseconds, or 1,000 volts or less.

Environmenal Data


Operating Temperature Range: 0°C to +50°C.

Mechanical Data


Mounting Terminals: 16 flat base pins. Screw terminal sockets are

available

Weight: 11 oz. (311g) approximately.



Wiring Diagram (Bottom View)



Outline Dimensions

Same as GP/MR. See previous page.

Our authorized distributors are more likely to maintain the following items in stock for immediate delivery...

None at present.

Accessories for GP/ML/TR series control relays

Front connected sockets





Cat. No. CR0001

With captive clamp terminals

Cat. No. CR0002

With (#6) binding head screws









Cat. No. CR0095

With (#6) screw terminals









Cat. No. CR0067

With (#6) screw terminals





Hold down (locking) springs



Cat. No. CR0069

For socket: CR0067



Cat. No. CR0070

For socket: CR0095



Cat. No. CR0111 For sockets: CR0001& CR0002



Heavy-duty hold down (locking) straps



*Cat. No. CR0133

For socket: CR0001 & CR0002



*Cat. No. CR0155 For socket: CR0095

* Catalog number includes strap, strap plate and necessary brackets.

Magnetic blowout device



Cat. No. CR0190

Reduces arcing on the relay contacts when they make or break contact, either upon energizing or de-energizing, resulting in less contact degradation. Extends the life of the contact.

Extracting handle




Cat. No. CR0179

Used to remove GP, ML and TR units from mounting bases.

Attachment 3 to GNRO-2015/00012

ETR Model Relay Information





seismic & radiation tested

in order to satisfy the growing need for electrical controt components suitable for class 1E service in nuclear power generating stations, Thomas & Betts offers a series of AGASTAT® control relays which have been tested for these applications. Series EGP, EML and ETR have demonstrated compliance with the requirements of IEEE Standards 323-1974 (Standard for Qualifying Class 1E Equipment for Nuclear Power Generating Stations) and IEEE Standard 344-1975 (Selsmic Qualification for Nuclear Power Generating Stations). Testing was also referenced to ANSI/IEEE C37.98 (formerly IEEE Standard 501-1978, Standard for Selsmic Testing of Relays).

The design of Series EGP, EML and ETR control relays has evolved over 20 years of continual use in a wide range of industrial applications. Power Relay, Magnetic Latch and Timing Relay versions are available for use with a choice of coil voltages, as well as an internal fixed or adjustable potentiometer in the Series ETR time delay version.

TEST PROCEDURE

AGASTAT® control relay Series EGP, EML and ETR were tested in accordance with the requirements of IEEE STD, 323-1974 (Standard for Qualifying Class 1E Equipment for Nuclear Power Generating Stations), IEEE STD. 344-1975 (Seismic Qualification for Nuclear Power Generating Stations) and referenced to ANSI/IEEE C37.98 (formarly EEE Standard 501-1978, Standard for Seismic Testing of Relays). The relays were tested according to parameters which, in practice, should encompass the majority of applications. Documented data apply to relays which were mounted on rigid test focures. The following descriptions of the tests performed are presented in their actual sequence.

RADIATION AGING

Relays were subjected to a radiation dosage of 2.0 X 10° Rade, which is considered to exceed adverse plant operating requirements for such areas as auditary and control buildings.

CYCLING WITH LOAD AGING

The radiated units were than subjected to 27,500 operations at accelerated rate, with one set of contacts loaded to 120VAC, 60Hz at 10 amps; or 125VDC at 1 emp, and the number of mechanical operations exceeding those experienced in actual service.

TEMPERATURE AGING

This test subjected the releys to a temperature of 100°C for 42 days, with performance measured before and after thermal stress.

SEISMIC AGING

Sufficient interactions were performed at levels less than the fragility levels of the devices in order to satisfy the esismic aging requirements of IEEE STD 323-1974 and IEEE STD 344-1975.

SEISMIC QUALIFICATION

Artificially aged relays were subjected to simulated seismic vibration, which verified the ability of the individual device to perform its required function before, during and/or following design basis earthquakes. Relays were tested in the non-operating, operating and transitional modes.

HOSTILE ENVIRONMENT

Since the relays are intended for use in auxiliary and control buildings, and not in the reactor containment areas; a hostile environment test was performed in place of the Loss of Coolant Accident (LOCA) test. Relays were subjected to combination extreme temperature/humidity plus under/over voltage testing to prove their ability to function under adverse conditions even after having undergone all the previous aging simulation and selamic testing. The devices were operated at minimum and maximum voltage.

extremes: 85 and 120 percent of rated voltage for AC units, and 80 and 120 percent of rated voltage for DC units, with temperatures ranging from 40°F to 172°F at 95 percent relative humidity.

BASELINE PERFORMANCE

In addition to aging tests, a series of baseline tests were conducted before, and immediately after each aging sequence, in the following areas:

Pull-in Voltage
Drop-out Voltage
Dielectric Strength at 1650V 60Hz
Insulation Resistance
Operate Time (milliseconds)
Recycle Time (milliseconds)
Time Delay (seconds)
Repsatability (percent)
Contact Bounce
(milliseconds at 28VDC, 1 amp.)
Contact Resistance
(milliohms at 28VDC, 1 amp.)

Data were measured and recorded and used for comparison throughout the qualification test program in order to detect arry degradation of performance.

The SRS chape (at 6 percent damping), is defined by four points: point A = 1.0 Hz and an acceleration equal to 25 percent of the Zero Pariod Acceleration point D = 4.0 Hz and 200 percent of the ZPA

point II = 18.9 Hz and 250 percent of the ZPA point G = 23.8 Hz and a lovel equal to the ZPA


Specialen 12, 16 & 10 (EGP Series) Relay State: Mon-operate Mode (De-Ener.) Test frum Mo. 216, 216, (206-209), (189-189) Aug (N+V):

Tot. X +net, +nee, her, no strocked

Figure 1. Model EGP, Response Spectrum, Non-Operate Mode

Additional Salamic Response Curves are available on request from the Sales Application Engineering Department of Industrial Electrical Products, Livingston, New Jersey.

1.0 | 10 | 100 | 1000 | 2000001 DAMPRING 5%




RELAY STATE: NON-OPERATE MODE (DE-ENER.) TEST RUN NO. 318, 319, (205-206), (198-199)

Thomas (Betts

Operation


SERIES EGP Power Relay

Applying a continuous voltage to the coil (B1-B4) energizes the coil and instantaneously transfers the switch, breaking the normally closed contacts (M1-R1, M2-R2, M3-R3, M4-R4) and making the normally open contacts (M1-T1, M2-T2, M3-T3, M4-T4). The contacts remain in this transferred position until the coil is deenergized, at which time the switch instantaneously returns the contacts to their original position.



SERIES EML Magnetic Latch

Application of a voltage to the latching input (B1-B4) will cause the relay to fatch in (Make the N.O. Contacts, break the N.C. Contacts). When this voltage is removed, the relay will remain in this "Latched" condition. Application of a voltage to the un-latching input (B3-B4) will cause the relay to dropout (Break the N.O. Contacts, make the N.C. Contacts). When this voltage is removed the relay will remain in this "Unlatched" condition.




Wiring Diagram (Wiring and Connections)

The ML relay has three terminals for the windings: latching winding between terminals B1 and B4, un-latching winding between terminals B3 and B4.

The ML Relay is not symmetrical due to its three coil connections.

The relays are normally delivered polarized so that terminal B4 carries the negative voltage. To reverse the polarity, a deenenergize/energize cycle should be carried out using a voltage 50% greater than the normal rating.



Continuous Duty Wiring


Since the double wound coil does not have a continuous duty rating, voltage pulses to the coils should not exceed a ratio of 40% on, to 60% off, with maximum power-on periods not to exceed 10 minutes.

If continuous energizing only is available, a resistor/capacitor network should be connected as shown below. In this case the shortest time between two operations must not be less than 5 seconds.

The relay will always assume the energized position in the event of both windings being energized simultaneously.

It is advisable not to put another load in parallel with the windings of the ML relay.

ML Series Relay for DC operation with a resistor/capacitor network




R-C Values

NOMINAL		С		
VOLTAGE VDC	OHMS ±5%	WATTS	UF	VDC
12	62	2	5000	15
24	240	2	2000	50
48	1000	2	500	100
125	6200	. 2	150	150

SERIES ETR Time Delay Relay (Delay on Energization)

Applying a continuous voltage to the input terminals (B1-B4) starts a time delay lasting for the preset time period. During this period the normally closed contacts (Four M-R sets) remain closed. At the end of the delay period, the normally closed contacts break and the normally open contacts (Four M-T sets) make. The contacts remain in this position until the relay is deenergized, at which time the contacts instantaneously return to their normal position. Deenergizing the relay, either during or after the delay period will recycle the unit within .075 second. It will then provide a full delay period upon reenergization, regardless of how often the voltage is interrupted before the unit has been permitted to "time-out" to its full delay setting.



OPERATING CHARACTERISTICS

Environmental Conditions (Qualified Life) — Series EGP/EML/ETR							
PARAMETER		MIN.	NORMAL	MAX.			
Temperature (°F)		40	70-104	156			
Humidity (R.H. %)		a 10	40-60	95			
Pressure	•	`~. <u>~</u>	Atmospheric				
Radiation (rads)		-		2.0×10 ^a (Gamma)			

Radiation (rads)			****	2.07	(Camma)
Operating Conditions, Normal Environment - Series	EGP/EML/ETR				
NORMAL OPERATING SPECIFICATIONS		WITH OC COILS		with ac c	OILS
	EGP	EML	ETR	EGP	ETR
Coil Operating Voltage, Nominal (rated) *	As Spec.	As Spec.	As Spec.	As Spec.	As Spec.
Pull-in (% of rated value)	80% Min.	85% Min.	80% Min.	85% Min.	85% Min.
Drop-out (% of rated value)	5-45%	85% Mln.	5-45%	5-45%	5-50%
Continuous (% of rated value)	110% Max.:	NA	110% Max.	110% Max.	110% Max.
Power (Watts at raied value)					18
Pull-In	6 Apprx.	15 Approx.	6 Apprx.	6 Apprx.	6 Apprx.
Drop-out	NA	13 Apprx	NA	NA.	NA
Relay Operate Time	30 ms Max.	25 ms Max.	NA.	35 ms Max.	NA
	*	With min. latch	j.		
		pulse of			
		35 ms.			
Relay Release (Recycle) Time	25 ms Max.	20 ms Max.	75 ms Max.	85 ms Max.	75 ms Max.
I command to the proof to the		With min.			•
	(**	latch			
	`	pulse of			
1. 1		30 ms.			
Contact Ratings, Continuous					
Resistive at 125 vdc	1.0 amp.	1.0 amp.	1.0 amp.	1.0 amp.	1.0 amp.
Resistive at 120 vac, 60 Hz	10.0 amp.	10.0 amp.	10.0 amp.	•10.0 amp.	10.0 amp.
Insulation Resistance (In megohms at 500 vdc)	500 Min.	500 Min.	500 Min.	500 Min.	500 Min.
Dielectric (vrms, 60 Hz)					4
Between Terminals and Ground	1.500	1,500	1,500	1,500	1,500
Between Non-connected Terminals	1,500	1,500	1,500	1,500	1,500
Repeat Accuracy	NA NA	NA	=5%	NA	≃5 %

Operating Conditions, Abnormal Environment — S	ieries EGP/EML				
ADVERSE OPERATING SPECIFICATIONS	HORMAL	DB "A"	08 "8"	DB "C"	08 "D"
Temperature (°F) Humidity (R.H. %)	70-104 40- 6 0	40 10-95	120 10-95	145 10-95	156 10-95
Coil Operating Voltage (% of rated) * AC (Series EGP only) DC (Series EGP only) DC (Series EML only)	85-110 80-110 85-110	85-110 80-110 85-110	85-110 80-110 85-110	85-110 80-110 85-110	85-110 80-110 85-110
Relay Operate Time (ms) AC (Series EGP only) DC (Series EGP, Series EML)	35 Max. 30 Max.	35 Max. 25 Max.	35 Max. 37 Max.	35 Max. 40 Max.	35 Max 40 Max
Operating Conditions, Abnormal Environment —	Series ETR				
ADVERSE OPERATING SPECIFICATIONS	WITH DC C	OILS	WITH AC	COILS	
Coil Operating Voltage (rated)* Pull-in (% of rated value) Continuous (% of rated value) Drop-out (% of rated value) Power (Watts at rated value)	As Spec. 80% Min. 110% Max. 5-45% 6 Apprx.		As Spec 85% Mir 110% M 5-50% 6 Appra	1. 8x	
Relay Release (Recycle) Time	75 ms Ma	x.	75 ms N	lax.	
Contact Ratings, Continuous Resistive at 125 vdc Resistive at 120 vac, 60 Hz	1.0 amp. 10.0 amp.	•	1.0 amp 10.0 am	p.	
Receat Accuracy	±10%	r	±10%	• "3 _•	

^{*}All coils may be operated on intermittent duty cycles at voltages 10% above listed maximums (Intermittent Duty = Maximum 50% duty cycle and 30 minutes *ON* time.)



CONTACT RATINGS -Series EGP/EML/ETR

Contact Capacity in Amperes (Resistive)

Contact Voltage	Min. 1,000,000 Operations
24 vdc	10.0 amps
125 vdc	1.0 amp
120 vac, 60 Hz	10.0 amps
240 vac, 60 Hz	7.5 amps

CONTACT RATINGS, UL -Series EGP/EML Only

Contact ratings as listed under the Underwriters Laboratory Component Recognition Program. (Two poles per load): 1/3 Horsepower, 120 vac 10 amps, General Purpose, 240 vac 120 vdc, 1.0 amp

MECHANICAL LIFE -Series EGP/EML/ETR

1,000,000 mechanical operations

APPROXIMATE WEIGHT -Series EGP/EML/ETR

1 lb.

TRANSIENT PROTECTION -Series ETR Only

A 1500 volt transient of less than 100 microseconds, or 1000 volts of less than 1 millisecond will not affect timing accuracy.

TIMING ADJUSTMENT -Series ETR Only

Internal Fixed Internal Potentiometer

TIME RANGES -Series ETR Only

.15 to 3 Sec. .55 to 15 Sec.

4 to 120 Sec.

1 to 30 Sec.

10 to 300 Sec.

2 to 60 Min.

2 to 60 Sec.

1 to 30 Min.

REPEAT ACCURACY -Series ETR Only

The repeat accuracy deviation (A_R) of a time-delay relay is a measure of the maximum deviation in the time-delay that will be experienced in five successive operations at any particular time setting of the relay and over the operating voltage and temperature range specified. Repeat accuracy is obtained from the following formula:

$$A_{R} = \pm 100 \frac{(T_1 - T_2)}{(T_1 + T_2)}$$

Where -

T₁ = Maximum Time Delay T₂ = Minimum Time Delay

REPLACEMENT SCHEDULE Series EGP/EML/ETR

The qualified life of these relays is 25,000 electrical operations or 10 years from the date of manufacture, whichever occurs first.

The date of manufacture can be found in the first four (4) digits of the serial number on the nameplate:

First two digits indicate the

Second two digits indicate the

EXAMPLE


in the date code "7814" below: "78" indicates the year 1978; "14" indicates the 14th week (or April 3 through April 7).

MODEL	
COIL	125 VDC
SERIAL	78140028
Thomas &	Betts Corporation
	his, TN 38119


NOTE

Amerace Corporation does not recommend the use of its products in the containment $\tilde{\epsilon}$ areas of Nuclear Power Generating Stations.

nensions &



Qualification tested in the horizontal position, mounted in socket ECR0001-001 (captive clamp terminals) or in socket ECR0002-001 (screw terminals) with locking straps ECR0133.



Qualification tested in the horizontal position, mounted in socket ECR0095-001 (screw terminals) with locking strap ECR0155.

Series EGP, EML and ETR AGASTAT? control relays must be mounted in the horizontal position; performance specifications of these units are valid only when they are mounted as indicated in either of the above drawings.



CATALOG NUMBER CODE - Series EGP and EML



NUCLEAR SAFETY RELATED



AGASTAT® CONTROL **RELAY MODEL**



COIL VOLTAGE



CONFIGURATION CODE"

CODE

003

CODE

CODE GP -- Power Relay

ML - Magnetic Latch

CODE A - 12 VDC B - 24 VOC C - 48 VDC DC D - 125 VDC E - 110 VDC

F - 250 VDC (Series EGP Only) G - 24 VAC 60Hz (Series EGP Only): H - 48 VAC 60 Hz (Series EGP Only) AC - 120 VAC 60 Hz (Series EGP Only) - 220 VAC 60 Hz (Series EGP Only)

*CONFIGURATION CODE

The Configuration Code is a suffix to the Catalog Number Code which provides a means of identification. When a significant product change is introduced, the Configuration Code and specification sheets will be revised from 003 to 004, etc.

CATALOG NUMBER CODE - Series ETR



NUCLEAR SAFETY RELATED



AGASTAT® CONTROL **RELAY MODEL**



OPERATING VOLTAGE



TIMING **ADJUSTMENT**



CONFIGURATION CODE.

CODE

003

CODE E

CODE TR14 - Time Delay Relay (Delay on Pull-in) CODE

B - 24 VDC DC D - 125 VDC

AC I - 120 VAC 60Hz

CODE

1 - Internal Fixed

Internal **Potentiomater** CODE

- i15 to 3 sec. - .55 to 15 sec. C - 1 to 30 sec.

D - 2 to 60 sec. - 4 to 120 sec. G - 10 to 300 sec.

1 - 2 to 60 min. N - 1 to 30 min.

*CONFIGURATION CODE

The Configuration Code is a suffix to the Catalog Number Code which provides a means of identification. When a significant product change is introduced, the Configuration Code and specification sheets will be revised from 003 to 004, etc.

Relay Classifications Control Code Summary

		and the last	**************************************	
Product	Code - 001	Code - 002	Code 003	Code - 004
E7000	Contains all materials present in original qualification testing.	Sept. 1981 - Elastomer gasket material change to improve thermal aging properties. Material changed for Buna N or Neoprene to Neoprene only.	March 1989 - Paint change to tim- ing head portion of relay. New paint: Sherwin Williams E61YC37 primer and PPG W48392 silver polyester top coat.	Dec. 1991 - Paint change to timing head portion of relay. New paint: Prime coatings No. 28032 Enamel. No primer is used with this finish.
EGP	Contains all materials present In original qualification testing.	Nov. 1981 - Material change to coil wrapping tape and lead wire Insulation to improve thermal life.	Dec. 1987 - Material change on leaf spring from nickel copper to beryllium copper.	Dec. 1995 - Material change on bobbin from Nylon Zytel 101 to Rynite FR530. Material change on base from Melamine Phenotic to Grilon PMV-5HV0.
EML	Contains all materials present In original qualification testing.	Nov. 1981 - Material change to coil wrapping tape and lead wire insulation to improve thermal life.	Dec. 1987 - Material change on leaf spring from nickel copper to beryllium copper.	Dec. 1995 - Material change on bobbin from Nylon Zytel 101 to Rynite FR530. Material change on base from Melamine Phenolic to Grilon PMV-5HV0.
ETR	Contains all materials present in original qualification testing.	Nov. 1981 - Material change to coil wrapping tape and lead wire insulation to improve thermal life.	Dec. 1987 - Material change on leaf spring from nickel copper to beryllium copper.	Dec. 1995 - Material change on bobbin from Nylon Zylel 101 to Rynite FR530. Material change on base from Melamine Phenolic to Grilon PMV-5HV0.
ECR0001	Contains all materials present in original qualification testing.	June 1989 - material change from Noryl N-225 std. black to Noryl SE-I- 701AA black.		1.111.01.110.
ECR0002	Contains all materials present in original qualification testing.	June 1989 - material change from Noryl N-225 std. black to Noryl SE-I-	•	
ECR0095	Contains all materials present in original qualification testing.	701AA black.		
ECR0133	Contains all materials present in original qualification testing.	• · · · · · · · · · · · · · · · · · · ·		
ECR0155	Contains all materials present in original qualification testing.			





Attachment 4 to GNRO-2015/00012

LSS Vendor Manual

REV	ISTO	N STATUS
LTR	DATE	CEVORGRA
A B	2/82 8/83	\$25 \$25

HANUAL REVIEWED BY MX. Many Signature Date

TITLE: MAINT, ENGINEER

INSTRUCTION MANUAL FOR LOAD SHEDDING AND SEQUENCING PANEL

Grand Gulf Nuclear Station Units 1 and 2

SEP 20 1987

Prepared for.

Mississippi Power and Light Company

MPL No. 9645-E-092.0-Q1H22-P331-4.0-1-1

Under

Purchase Order No. 9645-E-092.0

Prepared by:

AUTOMATION INDUSTRIES, INC.
VITRO LABORATORIES DIVISION
ACCIDERAGIA -NE
VER SPOING MAPPL-ND 22913

March 1978

Approved by:

J. C. Schuessler Project Leader

		RECORD OF REVISION	
	3.00		
			
	*****		COLL AND COLL COLL COLL COLL COLL COLL COLL COL
	· · · · · · · · · · · · · · · · · · ·		
N/A	6/15/04	VMA 04/0055 (PE EVAL 8572; replace pg 44 – Table 6 Spare Parts List)	VSW
N/A	1-23-03	VMA 03/0016 (ER 2003-0029-000-0; replace pg 44 - Table 6 Spare Parts List, add VMA pg. 3 through 6 behind Table 6	DGO
N/A	4-23-02	VMA 02/0045 (ER-GG-2001-0091-000 Rev. 2; replace pgs. 43 & 44, add VMA pg. 4 through 8 to back of manual, add Technical Data Sheet –VMA pg. 9 through 44 behind installation instructions)	GLA
N/A	8-6-91	VMA 91-0037	AM
N/A	8-5-83	MNCR 83/0733	PR
REV	DATE	DESCRIPTION	RESPONSIBLE ENGINEER INITIALS

DIRECTIVE REFERENCE SHEET

The directives listed below reference this manual for use in accomplishing an operational or maintenance activity. Any revision to this manual requires that each directive be reviewed for conflict.

DIRECTIVE NUMBER	DIRECTIVE NUMBER	DIRECTIVE NUMBER	DIRECTIVE NUMBER
06-EL-1R21-M-0001	06-OP-1R21-M-0002	07-S-13-R21-1	
	·		
•	·		
,			·
· · · · · · · · · · · · · · · · · · ·			
·			
	:		
,			

VENDOR MANUAL NO. 460000245

APPLICABLE MPL NUMBER SHEET

DOCUMENT	LOCATION N	IUMBER:	460000245	
TITLE	INSTRUCTIO	N MANUAL FOR	R LOAD SHEDDING &	
SEQUENCIN	G PANEL			

| MPL NUMBERS |
|-------------|-------------|-------------|-------------|-------------|
| Q1H22P331 | | - | | |
| Q1H22P332 | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | · | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

TABLE OF CONTENTS

Section			Pag
1	SYSTEM DE	SCRIPTION	1
2	THEORY OF	OPERATION	2
3		CONDITIONS	3
4		DESCRIPTION	4.
	4.1	Input Relays	4
	4.2	Bistable Panel	4
	4.3	System Logic	6
	4.3.1	Input Buffer Logic	6.
	4.3.2	Bistable Logic	6
	4.3.3	Operating Mode Logic	6
	4.3.4	Sequencer Logic	7
	4.3.5	Breaker Closing Logic	7
	4.3.6	Output Test and Block Logic	8
	4.3.7	Relay Drivers	8
	4.3.8	Auto Test Logic	8
	4.4	Output Relays	8
	4.5	Digital Isolators	9
	4.6	Control Panel	9
	4.7	Power Supply Panel	. 9
5	CABINET D	DESCRIPTION	10
	5.1	Cabinet Assembly	10
	5.2	Cabinet Assembly Details	13
6	INSTALLAT		18
7	LSS PANEL	OPERATING INSTRUCTIONS	19
N.	7.1	Control Panel Switches and Indicators	19
* ``	7.2	Bistable Adjustments	22
	7.2.1	Input Calibration	22
	7.2.2	Bistable Trip Points	23
	7.3	Timing Adjustments	26
	7.3.1	Sequencer Steps	27
	7.3.2	Time Delays and One Shots	28

TABLE OF CONTENTS (Continued)

Section		Pag	gε
	7.4	DC Input Power	
	7.5	Initial Start Up	
8	TEST FEAT	TURES	
	8.1	Manual Test	
	8.2	Automatic Test	
	8.2.1	Automatic Test Circuit Description	
	8.2.1.1	Test Input Generator	
	8.2.1.2	Input Diode Matrix	
	8.2.1.3	Buffer Logic	
	8.2.1.4	Fault Logic	
	8.2.2	Operating Instructions	
	8.2.3	Automatic Test Sequence	
9	MAINTENAN	NCE, TROUBLESHOOTING, AND REPAIR 41	
	Q 1	Spare Parts 42	

LIST OF ILLUSTRATIONS

Figure		Page
1	LSS Panel - Block Diagram	5
2	LSS Panel - External View	11
3	LSS Panel - Internal View	12
4	Control Panel	14
5	Bistable Panel	15
6	PC Card File	16
7	Step Card	24
8	Time Delay/One Shot Card	25

LIST OF TABLES

[able	•	Page
1	Control Panel Switches and Indicators	19
2	Bistable Card Trip Point Adjustments	26
3	Timing Adjustments	27
4	Automatic Test Sequence	35
5	Automatic Test Inputs	39
6	Spare Parts List	42

Section 1 SYSTEM DESCRIPTION

The Load Shedding and Sequencing Panel is a solid-state digital system which monitors bus voltages, offsite power sources and accident conditions, and through appropriate coincident logic, initiates operation of the diesel generators, selects alternate power sources, and provides logic for the sequential loading of the vital buses.

Each LSS Panel contains separate and independent breaker control circuits and safeguard sequencers with both Manual and Automatic Test capability. Solid-state circuits are utilized for all system logic and timing functions while keeping equipment compatible with existing equipment by using input and output buffering relays.

Section 2 THEORY OF OPERATION

Each LSS Panel monitors four potential transformer voltages via bistables and combines them to detect valid bus undervoltage (BUV) conditions, and monitors LOCA inputs to detect an accident condition. Upon either BUV or LOCA condition, loads from the vital plant bus are shed, incoming power source breakers are tripped if a BUV exists, and selection of and connection to a preferred or alternate power source (offsite or diesel generator) is made. Upon restoration of vital bus voltage, one of three independent loading sequences, depending on preceding inputs, is selected to sequentially load the vital ESF bus with appropriate safety equipment. The three sequences are for a BUV condition only, a loss of offsite power (LOP), and a LOCA condition, respectively.

A BUV sequence is initiated after a BUV condition has been detected, loads shed, incoming breakers tripped, and bus voltage restored via connection of the offsite power source to the vital bus.

A LOP sequence is initiated after a BUV condition has been detected, loads shed, incoming breakers tripped, and bus voltage restored via connection of the ESF diesel generator to the vital bus after determination that no preferred offsite power source is available.

A LOCA sequence is initiated after a LOCA condition has been detected, loads shed, and vital bus voltage made available via connection to the preferred offsite power source or diesel generator if a BUV condition simultaneously existed.

LSS Panel operation is functionally depicted on Vitro drawing 2699-1001, Function Logic Diagram, LSS Panel.

Section 3 SERVICE CONDITIONS

Each LSS Panel is designed to operate continuously at an ambient temperature of 80 ±40°F without forced ventilation and a relative humidity not to exceed 90 percent. The equipment is designed to operate from two Power Station sources, 125 V dc ESF (IE) and 125 V dc BOP (non-IE). The panel requirements on these sources are as follows:

REQUIREMENTS	ESF	ВОР
Voltage:	105-140 V dc	105-140 V dc
Grounding:	Ungrounded	Ungrounded
Current drain @ 125 V dc,		
Typical (standby condition)	1A	100 MA
Maximum (activated condition)	3A	500 MA
LSS Panel Fusing:	7A (slow blow)	none provided

Section 4 CIRCUIT DESCRIPTION

As shown in figure 1, LSS Panel - Block diagram, each LSS Panel includes input and output relays and digital isolators, system logic, and control, bistable, and power supply panels.

4.1 INPUT RELAYS

External equipment supplies inputs to the LSS panel and form A contact closures to complete a 125 V dc circuit that actuates an input interface relay. Input relay contracts, in turn, are connected directly into logic circuits, thus providing a protective interface between external equipment and LSS panel system logic. Selected input relay contacts are wired to provide simple logical OR-ing or AND-ing of inputs, such as the LOCA inputs, and the OFFSITE POWER AVAILABLE inputs. Input relays are General Electric Type 35AA relays rated at a coil resistance of 10,000 ohms ±15 percent at 77°F, which will result in a maximum coil current of 17 MA at 140 V dc.

4.2 BISTABLE PANEL

The Bistable Panel provides the interface required for monitoring the four potential transformer inputs. Each potential transformer input is first fused and then applied to the primaries of step-down transformers. The secondaries are in turn connected directly into the bistable circuits of the system logic. The loading of the Bistable Panel on the potential transformer input is monitored by a panel meter on the front of the Bistable Panel, each with a scale reading of 0-150 V ac, ±3%. In addition, a test jack, calibration switch, and potentiometer is provided for each input to be utilized for bistable trip point adjustment and Manual Test operation to simulate input bus undervoltage conditions.

5

Figure 1. LSS Panel - Block Diagram

4.3 SYSTEM LOGIC

The LSS Panel system logic is realized utilizing solid state high threshold type logic, (HTL and CMOS), which provides superior noise immunity.

- 4.3.1 INPUT BUFFER LOGIC. The input buffer logic accepts contact inputs from the input relays, provides contact debouncing, distinguishes between real inputs and Auto Test inputs, and provides conditioned logic level signals to the balance of the system logic.
- 4.3.2 BISTABLE LOGIC. The bistable logic accepts three AC signals from each potential transformer via the Bistable Panel, for a total of twelve signals. These signals are applied to twelve Bistable Cards with trip point settings of nominally 70%, 80%, and 90% of 120 V ac for each of the four potential transformer groups. Each of the bistable card trip outputs are logically combined with the other like trip outputs in a two-out-of-four taken twice fashion and then applied to field programmable time delays before being applied to the balance of the system logic. Any one of twelve bistable trips results in a control signal which inhibits the Auto Test function.

The trip point of any bistable card may be adjusted from 65% to 95% of 120 V ac by means of a multi-turn potentiometer on each card and will maintain a long term accuracy of $\pm 1\%$ of initial setting. Each bistable card has a nominal time response of 20 milliseconds and a hysteresis band not to exceed 1% of 120 V ac to minimize false trips and/or resets. To facilitate trip point adjustments, an LED is located on each bistable card and indicates a trip of that signal channel.

4.3.3 OPERATING MODE LOGIC. The operating mode logic provides the system mode decision logic. It accepts buffered system inputs, bistable trip signals, and Manual Test inputs, and provides appropriate computer or annunciator logic signals, ESF logic signals, and control signals for the balance of the system logic. Among the decisions made by this logic are the proper sequencer mode, initiation and termination of selection of an alternate ESF bus power source, determination of a permissive for Manual and/or Automatic testing modes and appropriate system resets upon any system mode change. The operating mode

logic locks out Manual and Automatic test functions upon the recognition of selected system inputs which constitute an emergency condition and resets the system from any test state so that the system may respond properly to the real input.

4.3.4 SEQUENCER LOGIC. The sequencer logic provides three independent loading sequences depending on the operating mode command. The BUV and LOP loading sequencers provide for six output loading steps while the LOCA loading sequencer provides for five output loading steps. The step time for each sequencer step is field programmable and may be adjusted from 0 to 99 seconds in one second increments. Each step output provides for two types of output loading signals, a maintained and a momentary. Maintained loading signals are all initially operated upon the occurrence of a BUV or LOCA condition. Upon the initiation of a loading sequence the signals are then reset at their appropriate step time. Momentary loading signals are initially operated at their respective step time and remain operated for a field programmable time duration. This momentary time may be adjusted from 0 to 0.9 seconds in 0.1 second increments. Thus, at the conclusion of a loading sequence, all output steps shall be released (except step number 6, maintained outputs upon a LOCA sequence).

4.3.5 BREAKER CLOSING LOGIC. The breaker closing logic functions to select an alternate power source for the vital bus in the event of a bus-undervoltage condition. Four alternate sources are polled sequentially on a priority basis. They are, in order, three offsite power sources and the diesel generator. If an offsite power source is available, a 0.5 second momentary output signal is generated to operate the respective breaker. If bus voltage is not re-established within one second, the next in priority power source is selected and a similar momentary signal generated to operate its respective breaker. This search technique continues until all three offsite sources have been polled without success, at which time a signal is generated to close the diesel generator breaker. If any offsite power source is not available, it will be skipped over during the search.

Division II panels only provide for the interchanging of priority between the first and second offsite power sources. Four system inputs to Division II

panels determine the proper priority. The presence of a Normal Priority input or the presence of an Auto Priority input coincident with both Service and ESF Transformer Breakers Closed inputs will result in a normal priority of power source search. Otherwise, priority will be interchanged between the first and second offsite power sources.

- 4.3.6 OUTPUT TEST AND BLOCK LOGIC. The output test and block logic electronically blocks output ESF signals when in a Manual Test mode. In addition, outputs may be selectively operated in a Manual Test mode to verify relay operation and wiring continuity. Upon any emergency condition, the output test and block logic is disabled.
- 4.3.7 RELAY DRIVERS. Solid state relay drivers are utilized to provide the increased drive required by output relays. The relay drivers provide open collector outputs with voltage suppression diodes to reliably drive the inductive load presented by a relay coil.
- 4.3.8 AUTO TEST LOGIC. The Auto Test logic provides the capability to test the LSS panel continuously while in a standby condition, thereby maintaining a high degree of reliability. For a detailed description of this function, refer to paragraph 8.2.

4.4 OUTPUT RELAYS

Each LSS panel provides output relays to interface with safety equipment. Relay contacts provide isolated electrical outputs used for starting, tripping, and blocking ESF and BOP safety equipment as well as for remote computer and annunciator signals. All output relay contacts are form C, and wired to the output terminal blocks. Three types of output relays are utilized. They are for computer/annunciator outputs, ESF outputs, and BOP outputs.

The computer/annunciator outputs utilize GE type 3SAA relays operated off the 24 V dc internally produced supply voltage. The output contacts are capable of making and carrying 10A at 125 V dc and will break 0.5 A resistive at 125 V dc.

The ESF output relays are Agastat type GPB operated off the panel $24\ V$ dc supply with nominal contact rating of 10A at $120\ V$ ac.

The BOP output relays are Agastat type GPD operated off the external 125 V dc BOP power source and with similar contact rating as the GPB relay above.

4.5 DIGITAL ISOLATORS

Inputs and outputs requiring BOP to ESF isolation utilize digital isolators. A digital isolator consists of a light source and light dependent resistor enclosed in a metal case and mounted in a metal barrier within the panel, which also encloses the BOP relays and terminal blocks for connection to external BOP devices.

For BOP inputs (Division II only) an input contact closure completes a circuit containing the digital isolator light source and a dropping resistor across the 125 V dc BOP power source. The light dependent resistor supplies an isolated signal directly to the system logic.

For BOP outputs, system logic signals control the digital isolator light source. The associated light dependent resistors are wired in series with BOP output relays across the 125 V dc BOP power source, causing relay operation when in a low resistance state.

In addition to BOP inputs and outputs, one digital isolator circuit is utilized in a configuration similar to the BOP inputs less the input contact, and supplies a signal to the power supply panel to indicate presence of the 125 V dc BOP power source.

4.6 CONTROL PANEL

The control panel contains local indicators for observing panel status and test switches for manual and automatic test functions. A description of the control panel functions may be found in paragraph 7.1.

4.7 POWER SUPPLY PANEL

A description of the power supply panel may be found in paragraph 5.2.

Section 5 CABINET DESCRIPTION

Each LSS panel is housed in a separate independent, free-standing, two-bay cabinet (see figures 2 and 3), weighing approximately 1800 pounds. The cabinets are 90 inches high, 58 inches wide, and 36 inches deep.

Each cabinet has two hinged front doors with keylocks. The doors are louvered to provide natural ventilation. The left door is constructed with a safety glass insert permitting continuous status observation of the control panel and bistable panel. An engraved lamicoid nameplate is located on the front of the cabinet.

All ESF electronic portions of the LSS panel are located in the cabinet electronics bay. Relays are mounted within this bay and panel assemblies are mounted in a swing-out panel in the bay. All terminal blocks for Power Station interconnection are located in the cabinet terminal bay. In addition, the metal barrier enclosing all BOP devices is mounted toward the rear of the terminal bay. Each LSS panel is provided with two removable plates at the top of the terminal bay for top entry of Power Station ESF and BOP cables.

5.1 CABINET ASSEMBLY

An LSS panel assembly (see figures 2 and 3) contains the following:

- a. Control Panel Assembly
- b. Bistable Panel Assembly
- c. Card File Assembly
- d. Power Supply Assembly
- e. Relays
- f. Digital Isolator Assembly
- g. Isolation Barrier
- h. Terminal Blocks.




Figure 2. LSS Panel - External View




Figure 3. LSS Panel - Internal View

5.2 CABINET ASSEMBLY DETAILS

For cabinet assembly details, see callouts in figures 2 and 3. The control panel (A), as shown in more detail in figure 4, contains switches which provide control and test capability and indicators which display system status.

The bistable panel (B), as shown in more detail in figure 5, contains panel meters for monitoring potential transformer input voltages, and test jacks, calibration switches, and potentiometers which provide the capability for calibrating each bistable channel and manually testing the bistable circuits. In addition, step down transformers are provided and utilized to isolate the input potential transformer voltages from the balance of the system. The potential transformer inputs are fused for protection.

The card file assembly (C), as shown in more detail in figure 6, contains a three-tiered printed circuit card file which houses all PC cards and a lower connector panel containing jacks which mate with connectorized cables from the balance of the cabinet. Each jack and plug is uniquely keyed to ensure correct mating. The card file has card guides and positive locking ejectors for installing and securing PC cards into the card file slots, and PC card edge connectors. All card file wiring is by wire wrapping of PC card edge connector pins and connector jack pins. The PC cards contain the solid-state electronic components for the LSS panel system. The card file assembly contains 85 PC cards representing 18 different PC card types. Each PC card type is uniquely keyed with the card edge connectors for that type, thus preventing incorrect placement of PC cards. For part numbers, quantities, and locations of all printed circuit cards refer to Vitro drawing 2699-1015, Card File Assembly.

The power supply assembly (D), contains a 24 V dc power supply and a 15 V dc power supply. An ON/OFF cylinder lock switch is provided to control the panel 125 V dc ESF power source. Two red neon pilot lights are provided to monitor the input 125 V dc ESF and BOP power sources. Due to isolation requirements, the BOP pilot light is powered from the ESF power source, and therefore, will only give indication of BOP power source status when the ESF power source is available. In addition, electrical protection is provided by indicating fuses installed in each leg of the 125 V dc ESF power source and by transient protectors installed across the ESF power source. The 24 V dc power supply is used to power all control panel indicators, ESF output relays, and




Figure 4. Control Panel




Figure 5. Bistable Panel




Figure 6. PC Card File

computer/annunicator output relays; the 15 V dc power supply is used to power the solid state electronics. The fused 125 V dc ESF power source is used to power all input ESF relays. The power supply assembly also contains control relays which provide sequential application and removal of all supply voltages during powering up and down of the LSS panel.

Four different varieties of relays (E) are utilized in the LSS panel. ESF input and computer/annunciator relays are located in a single vertical row on the inner side frame of the electronics bay section of the cabinet. ESF output relays are located in five horizontal tiers across the rear of the electronics bay. BOP output relays are located in a tiered vertical row along the left inner side of the isolation barrier in the cabinet terminal bay.

The digital isolator assembly (F), contains all digital isolators, associated dropping resistors, and terminal blocks for wiring connections. It is located in a cutout on the left inner side of the isolation barrier toward the top of the cabinet.

The isolation barrier (G) is located in the rear of the cabinet terminal bay and encloses all BOP relays and terminal blocks.

Terminal blocks (H) facilitate connecting each LSS panel to external equipment. ESF terminal blocks are arranged in six vertical rows. Three rows are located on each side of the cabinet terminal bay section. BOP terminal blocks are arranged in one vertical row within the isolation barrier located in the rear of the terminal bay.

Section 6 INSTALLATION

Each LSS panel shall be installed in accordance with Vitro drawing 2699-1000, Outline Dimensions and Foundation Requirements. All LSS panel input and output signals and primary power wiring connections shall be in accordance with Vitro drawing 2699-1004, External Wiring Connections.

Section 7 LSS PANEL OPERATING INSTRUCTIONS

Once an LSS panel is energized and the Auto Test switch positioned to ON, LSS panel operation is completely automatic and requires no operator intervention. An LSS panel does, however, contain controls, indicators, and adjustments to permit test, maintenance, status monitoring, and trip points and system timing adjustments. The above features are available in the following forms: control panel switches and indicators, bistable adjustments, time adjustment switches, and dc power control.

7.1 CONTROL PANEL SWITCHES AND INDICATORS

The control panel (see figure 4) provides a centralized location for test and monitor functions. Control panel switches and indicators are listed and described in table 1.

Table 1. Control Panel Switches and Indicators

INDICATOR/SWITCH	FUNCTION
MERGENCY STATUS	
BUV indicator	Lights when a real emergency only 70% bus undervoltage is detected.
LOCA indicator	Lights when a real emergency only LOCA condition is detected.
POWER RESTORED indicator	Lights when bus voltage is re-established after a bus undervoltage condition. This function is indicated under real emergency or manual test conditions.
STANDBY indicator	Lighted continuously under all non-emergency conditions; indicates a permissive for manual or automatic test functions.

Table 1. Control Panel Switches and Indicators (Continued)

	
INDICATOR/SWITCH	FUNCTION
OFFSITE POWER AVAILABLE	
1, 2, 3 indicators (3)	Lights when associated offsite power source is available for use; indicates a permissive for associated breaker closure signal upon a BUV condition and an alternate power source search function.
BREAKER STATUS	
INC BRKR CLOSED indicators	Lights when one of three incoming breakers is closed connecting an offsite power source to the vital ESF bus.
DG BRKR CLOSED indicator	Lights when the diesel generator is connected to the ESF bus via the closed DG breaker.
BREAKER CLOSURE FAILURE indicator	Lights when a bus undervoltage has existed for a predetermined time between 10 and 19.0 seconds indicating that an alternate power source has not been connected to the ESF bus.
BREAKER CLOSURE PRIORITY CHANGED indicator (DIV II only)	Lights to indicate priority change between first and second offsite power sources for purpose of alternate power source search.
MANUAL TEST	
TEST MODE indicator	Lights to indicate a test mode command input has been detected. This in conjunction with a STANDBY indication constitutes a permissive for manual testing.
BUV, LOCA, RESET, INC BRKR CLOSED, DG BRKR CLOSED, OFFSITE SOURCE UNAVAILABLE 1,2,3 Switches (8)	These eight switches are utilized for manual testing by simulating the indicated input function to the panel.

Table 1. Control Panel Switches and Indicators (Continued)

INDICATOR/SWITCH	FUNCTION
AUTO TEST	
TEST STEP display	Displays the automatic test step in which a malfunction has been detected.
ON, BLOCK/RESET switch	Provides functional control over the automatic test circuits as indicated.
SF OUTPUT STATUS	
indicator and switch pairs (10 pairs listed below)	Indicators light indicating that the respective output logic signal is detected. Operation of the switches causes the respective output relays to be operated if in an output manual test mode.
90% BUV	A maintained output indicates a 90% bus undervoltage condition has been detected before a 70% bus undervoltage condition may have been detected. A momentary output for less than 1 second indicates a 70% bus undervoltage condition detected first.
80% BUV	Indicates an 80% bus undervoltage condition has been detected under the presence of a LOCA condition without a 90% bus undervoltage condition detected.
70% BUV	Indicates a 70% bus undervoltage condition h been detected.
LOP	Indicates no offsite power sources are avail able for use.
LOCA	Indicates a LOCA condition detected.
LOAD SHED	Indicates momentary output upon detection of BUV or LOCA condition.
CLOSE BRKR 1,2,3	Indicates momentary outputs to close respec- tive breakers upon a search function for an alternate power source.

Table 1. Control Panel Switches and Indicators (Continued)

INDICATOR/SWITCH	FUNCTION
CLOSE DG BRKR PERMISSIVE	Indicates that a LOP condition exists, an alternate offsite power source search has failed, or a 90% BUV output exists all under a BUV condition.
OUTPUT STEP STATUS	
indicator and switch pairs (10)	Indicator and switch pairs associated with loading sequencer step outputs functionally equivalent to the ESF OUTPUT STATUS pairs.

7.2 BISTABLE ADJUSTMENTS

The proper operation of the bistable functions in the LSS panel and, therefore, in the Power Station safety system requires accurate settings of all bistable trip points. The input calibration adjustments may be utilized to facilitate making accurate trip point settings.

- 7.2.1 INPUT CALIBRATION. Input calibration of potential transformer inputs may be accomplished at the bistable panel. Input levels may be monitored locally by the panel meters provided on the front of the panels. However, these meters have an accuracy of only +3 percent and, therefore, are not recommended for trip point adjustments. Monitor jacks are provided on the panel for monitoring input levels with a more accurate voltmeter when making trip point settings. A test cable is provided as an accessory for this purpose. To calibrate an input level, the following procedure is recommended:
- a. Connect a voltmeter to the desired potential transformer monitor jack with the test cable provided. If a vacuum tube voltmeter (VTVM) is used, which is recommended, allow at least 15 minutes for voltmeter to warm up and stabilize.
- b. Place proper calibration switch to ON. This will insert the potentiometer located below the calibration switch in series with the associated potential transformer voltage signal.
- c. With the calibration potentiometer fully clockwise, approximately 100% of the input signal is passed through. With potentiometer fully counter-clockwise, approximately 55% of the input signal is passed through. Adjust potentiometer to the desired trip voltage for the bistable to be adjusted.

- d. Set trip point on desired bistable as described in paragraph 7.2.2.
- e. Readjust calibration voltage for next bistable and continue in this way to set all three bistable trip points off that respective potential transformer signal.
- f. Place calibration switch OFF and repeat procedure on next potential transformer signal. Continue until all bistable trip points are set insuring that no two calibration switches are in the ON position at the same time.
- 7.2.2 BISTABLE TRIP POINTS. Bistable Trip Points may be adjusted utilizing the following procedure.
- a. Locate proper bistable PC card in the first tier of the card file. Each bistable card is listed by function in table 2, Bistable Card Trip Point Adjustments.
- b. Set up desired trip point level using the calibration procedure of paragraph 7.2.1.
- c. Observe LED on bistable card. If it is lighted turn screw adjustment on potentiometer located directly below LED counter-clockwise until LED turns off. A screwdriver tool is provided for this purpose. If LED is blinking, ensure Auto Test switch is placed to BLOCK/RESET.
- d. Slowly turn screw adjustment clockwise to precisely the point that the LED turns on. The trip point for that bistable card is now set for the calibration voltage level set up.

NOTE

Due to short term changes in the potential transformer voltages, care should be taken to ensure that the correct calibration voltage is set up at the time of making the trip point setting.

Once a trip point has been set, it is valid only for the slot the bistable card is in. If bistable cards are interchanged, trip points should be reset. All bistable cards must be inserted in card file before trip points are set.




Figure 7. Step Card




Figure 8. Time Delay/One Shot Card

Table 2. Bistable Card Trip Point Adjustments

CARD FILE SLOT	POTENTIAL TRANSFORMER	NOMINAL TRIP POINT
3	PT1-ØA	70%
4	PT1-ØA	80%
5	PT1-ØA	90%
11	PT1-ØC	70%
12	PT1-ØC	80%
13	PT1-ØC	90%
19	PT2-ØA	70%
20	PT2-ØA	80%
21	PT2-ØA	90%
27	PT2-ØC	70%
28	PT2-ØC	80%
29	PT2-ØC	90%

NOTE

70% corresponds to 84.0 V ac 80% corresponds to 96.0 V ac 90% corresponds to 108.0 V ac

7.3 TIMING ADJUSTMENTS

All sequencer step times and various other panel timing functions are field programmable by closing the applicable PC card rocker switches. There are two types of timing PC cards:


- a. Step Card No. 3 (figure 7)
- b. Time Delay/One Shot Card (figure 8)

Table 3 lists all programmable timing functions, the type of PC card utilized for that function, the slot location of the PC card, the setting location on the PC card for the timing function, and the step size corresponding to the incremental adjustment for the function.

- 7.3.1 SEQUENCER STEPS. All time delay adjustments for the maintained sequencer steps are located on a Step Card No. 3 PC card. Figure 7 shows the location of all adjustments on this card. To make the desired time delay adjustments, follow the procedures below:
 - a. Ensure all rocker switches are in the OPEN position.
- b. Locate the proper pair of switch packages for the step desired. This pair includes a tens of seconds package and a units of second package.
- c. Close the appropriate switch on the tens of seconds package corresponding to the desired number of tens of seconds, and close the appropriate switch on the units of seconds package corresponding to the desired number of units of seconds. Note that the number '10' corresponds to a zero setting and the remaining numbers coincide with the numerical value of the setting.

Table 3. Timing Adjustments

	14010			
FUNCTION	CARD	SLOT	SETTING	STEP SIZE
BUV Step 1	Step Card No. 3	6	See fig. 7	l sec
BUV Step 2	Step Card No. 3	6	See fig. 7	1 sec
BUV Step 3	Step Card No. 3	6	See fig. 7	1 sec
BUV Step 4	Step Card No. 3	6	See fig. 7	1 sec
BUV Step 5	Step Card No. 3	7	See fig. 7	1 sec
BUV Step 6	Step Card No. 3	7	See fig. 7	1 sec
LOP Step 1	Step Card No. 3	8	See fig. 7	1 sec
LOP Step 2	Step Card No. 3	8	See fig. 7	1 sec
LOP Step 3	Step Card No. 3	8	See fig. 7	1 sec
LOP Step 4	Step Card No. 3	8	See fig. 7	1 sec
LOP Step 5	Step Card No. 3	9	See fig. 7	1 seç
LOP Step 6	Step Card No. 3	9	See fig. 7	1 sec
LOCA Step 1	Step Card No. 3	14	See fig. 7	1 sec
LOCA Step 2	Step Card No. 3	14	See fig. 7	1 sec



FUNCTION CARD		SLOT	SETTING	STEP SIZE
LOCA Step 3	Step Card No. 3	14	See fig. 7	1 sec
LOCA Step 4	Step Card No. 3	14	See fig. 7	1 sec
LOCA Step 5	Step Card No. 3	15	See fig. 7	1 sec
Step 1 Pulse	TD/OS Card	16	TD1	.1 sec
Step 2 Pulse	TD/OS Card	16	TD2	.1 sec
Step 3 Pulse	TD/OS Card	16	TD3	.1 sec
Step 4 Pulse	TD/OS Card	17	TD1	.1 sec
Step 5 Pulse	TD/OS Card	17	TD2	.1 sec
Step 6 Pulse	TD/OS Card	17	TD3	.1 sec
PT1-70% Trip Delay	TD/OS Card	22	TD1	.1 sec
PT2-70% Trip Delay	TD/OS Card	22	TD2	.1 sec
70% BUV Pulse	TD/OS Card	22	ŤD3	.1 sec
PT1-90% Trip Delay	TD/OS Card	23	TD1	1 sec
PT2-90% Trip Delay	TD/OS Card	23	TD2	1 sec
70% BUV Delay	TD/OS Card	23	TD3	.5 sec
Real LOCA Input Delay	TD/OS Card	24	TD1	.1 sec
LOCA Delay	TD/OS Card	24	TD2	.5 sec
LOCA Pulse	TD/OS Card	24	TD3	.1 sec
Close DG BRKR PERM. Delay	TD/OS Card	25	TD1	.1 sec
LSS FAILURE DELAY	TD/OS Card	25	TD2	1 sec
PT1-80% Trip Delay #1	TD/OS Card	25	TD3	1 sec
PT2-80% Trip Delay #1	TD/OS Card	30	TD1	1 sec
PT2-80% Trip Delay #2	TD/OS Card	30	TD2	.1 sec
PT1-80% Trip Delay #2	TD/OS Card	30	TD3	.1 sec

7.3.2 TIME DELAYS AND ONE SHOTS. Sequence step pulsed outputs and the remaining timing functions are located on Time Delay/One Shot cards. Each TD/OS card contains three switch packages designated as TD1, TD2, and TD3, as shown in figure 8. The procedure for making these adjustments is similar to that for Step Card No. 3. However, the switch number on the appropriate package

should be considered not to represent absolute time but rather the number of incremental steps where the step size is as indicated in the last column of table 3, Timing Adjustments. The switch labeled '10' again corresponds to zero steps. For example, if it is desired to set the 70% BUV delay to three seconds, the TD3 switch package of the TD/OS card in card file slot 23 should be set so that all rocker switches are open except the one labeled 6 (.5 SEC X 6 = 3 SEC).

7.4 DC INPUT POWER

The ON/OFF power switch on the power supply panel provides on-off control of primary ESF power only. No provision exists at the LSS panel to disconnect BOP primary power. The BOP POWER ON indicator on the power supply is powered from the ESF power source, and therefore will always be off when ESF power is off even though BOP primary power is within the LSS panel.

7.5 INITIAL START-UP

Operating an LSS panel requires no specific start-up procedure. The following procedure, however, is recommended for initial system start-up for each LSS panel:

- a. Position Auto Test switch to BLOCK/RESET.
- b. Position power supply switch to OFF.
- c. Position all bistable panel switches to OFF and control panel manual test switches downward to standby condition.
- d. Ensure inputs and outputs are wired in accordance with all appropriate drawings.
 - e. Make all system timing settings as detailed in paragraph 7.3.
- f. Ensure all PC cards, connectors, and relays are installed and properly locked in place.
 - g. Position power supply switch to ON.
 - h. Set all bistable trip points as detailed in paragraph 7.2.
 - Position Auto Test switch to ON.
 The LSS Panel is now fully operational.

Section 8 TEST FEATURES

Each LSS panel is designed to combine Manual Test with an overlapping Automatic Test to verify LSS panel operation.

8.1 MANUAL TEST

The Manual Test functions provide for simulating actual LSS panel operating conditions by simulating real panel inputs utilizing test switches on the control panel, and verifying system status by observing control panel indicators. An LSS panel is placed in a Manual Test mode by application of one of two possible test mode inputs, PANEL or OUTPUT test mode. Either input allows the panel to be tested by simulating inputs, and both inputs cause all ESF and BOP outputs to be blocked, preventing operation of the output relays. In the OUTPUT test mode, the ESF and BOP output relays may be selectively operated utilizing the output test switches on the control panel.

In addition to the control panel MANUAL TEST functions, the calibration devices of the bistable panel may be utilized for various Manual Test functions. Bistable trip points may be approximately verified by applying a reduced potential transformer voltage via the voltage adjust switch and potentiometer pair to the associated bistable cards and correlating the bistable panel meter voltage with a trip indication by the bistable card LED's. Only one potential transformer channel should be tested at a time due to the two-out-of-four logic necessary for detection of an emergency condition.

The detection of any real input combination that constitutes an emergency condition causes the Manual Test function to be locked out, the panel to be reset from any previous test state, and the panel to then respond to the emergency condition. Manual testing may not be resumed until the emergency condition has ceased, and a remote system reset has been received.

To determine the proper system responses to any Manual Test function, consult Vitro drawing 2699-1001, Functional Logic Diagram, LSS panel.

8.2 AUTOMATIC TEST

The Automatic Test provides continuous LSS panel operation surveillance from the logic input signals through the logic and counter stages, and up to and including the relay driver outputs. The Automatic Test will not interfere with Power Station system requirements nor cause any output relay actuation during normal system operation. The Automatic Test continuously monitors the LSS panel and, upon an improper response, displays the step number of the failed test, causes the Auto Test to be blocked from further operation, and causes the normally operated LSS SYS FAILURE computer/annunciator relay to release for remote annunciation of the failure. The Automatic Test may be conveniently interrupted at any time by positioning the Auto Test switch on the control panel to BLOCK/RESET.

The Automatic Test has two operating modes, an active one and a passive one. In the active operating mode, the Auto Test generates Automatic Test Inputs (ATI's) to simulate panel input signals and other internal test signals. The system is then checked for appropriate Automatic Test Outputs (ATO's) from panel relay drivers and other internal circuits. A high frequency clock signal is substituted for the normal real-time clock signal to allow all system timers to be timed out rapidly. The ATI signals are of sufficient duration to test for proper system operation, but will not actuate output relays. An improper response during the test initiates local and remote fault annunciation. In the passive operating mode, the LSS panel is monitored for valid system inputs. Upon a valid system input occurring, the Automatic Test halts the test sequence, inhibits ATI's, and resets the Automatic Test circuits, allowing the system to respond to the valid system inputs.

- 8.2.1 AUTOMATIC TEST CIRCUIT DESCRIPTION. The Automatic Test functionally consists of the following:
 - a. Test Input Generator
 - b. Input Diode Matrix
 - c. Fault Logic
 - d. Buffer Logic.

The Automatic Test may be initiated in two ways. First, it may be initiated by positioning the Auto Test switch on the control panel from BLOCK/RESET to ON. Second, it may be initiated remotely if the Auto Test switch is

already in the ON position by momentary application of a RESET input signal. Either of these actions releases the Automatic Test from a blocked state, and allows the test input generator and the input diode matrix to simulate ATI's necessary for the various tests.

The Automatic Test is designed to produce 60 test steps per cycle, test steps 0 through 59. Test steps 0 through 9 take 100 msec each, and test steps 10 through 59 take 10 msec each, for a total test cycle time of 1.50 seconds. Each test step is divided into the passive and active operating modes. For steps 0 through 9, the first 10 msec is passive and the last 90 msec is active. For steps 10 through 59, the first 9 msec is passive and the last 1 msec is active.

- 8.2.1.1 <u>Test Input Generator</u>. The test input generator utilizes a 10 KHz clock signal to generate the sixty test step signals as well as associated timing signals necessary for contol functions.
- 8.2.1.2 <u>Input Diode Matrix</u>. The input diode matrix accepts individual step signals from the test input generator and applies the required ATI's to the system for the desired tests. It inherently provides the diode isolation that maintains the individuality of Automatic Test inputs and system inputs.
- 8.2.1.3 <u>Buffer Logic</u>. The buffer logic monitors various system output signals and provides signal conditioning functions such as counting, memorizing momentary signals, or inverting. It consists of inverter logic and memory circuits necessary to convert system outputs to signals compatible with the fault logic circuits.
- 8.2.1.4 <u>Fault Logic</u>. The fault logic monitors relay driver outputs via the buffer logic to verify LSS panel operation. It is segmented to provide individual decodes for each test step. During the active mode of a test step, as Automatic Test inputs are applied, all applicable system output signals are decoded to yield the proper Automatic Test output for the respective step. At the very start of the final 100 usec period of the test step, the Automatic Test output is sampled and stored. If a system fault existed in that step, a fault condition will be initiated. This fault condition is sealed-in,

annunciated remotely by the release of the LSS SYS FAILURE relay which is normally energized, and annunciated locally by display of the test step number in which the fault occurred. In addition to Auto Test failures, the fault logic serves to annunciate a power supply failure, a clock failure in the Clock Card, that the Auto Test switch is in the BLOCK/RESET position, that the Manual Test function has been operated, or that a valid system input signal has been received. In addition, the fault logic provides for local annunciation that the Auto Test circuits are functioning properly in the form of a pair of blinking points in the display which operates at a rate of one blink per second.

8.2.2 OPERATING INSTRUCTIONS. When initiated and functioning properly, the blinking points in the display provide the only local Automatic Test indication. The balance of the display is blanked. When a fault condition occurs, the digital readout is energized and displays the test step number at which the fault occurred.

Upon detecting a fault, the LSS panel indicators and output equipment status should be observed. Since some faults are self-annunciating (e.g., energized input or energized outputs), a simple status check may indicate the fault location.

Generally, the test number displayed indicates the test which the LSS panel failed to pass. It must be recognized, however, that a system clock failure can occur randomly in the Automatic Test sequence. In addition, since the same system outputs are monitored at many different times in the Automatic Test sequence, the test at which an output fails may not necessarily be its first appearance in the Automatic Test sequence. Therefore, after a fault is detected and a test number displayed, resetting and restarting the Auto Test simplifies the fault isolation by displaying the lowest test number involving the failure. An Automatic Test display of "88" in general does not indicate a system fault but rather indicates that the Auto Test is in a blocked state because of one or more of the following conditions:

- a. Control panel Auto Test switch positioned to BLOCK/RESET
- b. A real input detected

- c. Any single bistable trip has occurred
- d. System in a Manual Test mode
- e. Internal Emergency Condition memory is set.

The Auto Test circuits are locked out as long as any of the above conditions continue to exist. Only after all the above conditions have been cleared may the Auto Test be re-initiated. If the Auto Test had been locked out by any of the conditions b through e above, so that the local Auto Test switch is already in the ON position, the Auto Test may then be restarted remotely by momentary application of the remote RESET input, which will first reset the Emergency Condition memory and return the system to STANDBY, and then restart the Auto Test upon its removal.

8.2.3 AUTOMATIC TEST SEQUENCE. After a fault has been detected, it is necessary to isolate and repair the failed component. As indicated in paragraph 8.2.2, some faults will be self-annunciating, thereby simplifying the isolation procedure. The remaining faults are non-annunciating and require Manual or Automatic Test features for detecting defective parts of the system. Once an Auto Test fault is detected and a test number displayed, the test details for the indicated test number can be obtained from tables 4 and 5.

Table 4. Automatic Test Sequence

STEP NO.	PRIMARY FUNCTIONAL TEST DESCRIPTION	ATI NO.	ATO SCHEM. LOC.
00	Fault logic masking check	None	None
01	Standby state check for no outputs with real-time clock	None	37D6
02	Test bistables PT1-ØA/70%, 80%, 90%	1	37B6
03	Test bistables PT1-ØC/70%, 80%, 90%	2	37A6
04	Test bistables PT2-ØA/70%, 80%, 90%	3	37A6
05	Test bistables PT2-ØC/70%, 80%, 90%	4.	37D4
06	Test for presence of 100 Hz real time clock; fast clock substitution	5 ¹	37D4
07	Test for presence of 20 Hz real time clock; fast clock substitution	5 ¹	37C4
08	Test for presence of 10 Hz real time clock; fast clock substitution	5 ¹	37C4
09	Test for no ESF outputs with emergency condition permissive supplied	32	37C4
10	l out of 4 PTl-ØA bistable trips; emergency condition not detected	6, 7, 36	37B4
11	1 out of 4 PT1-ØC bistable trips; emergency condition not detected	8, 9, 37	37B4
12	1 out of 4 PT2-ØA bistable trips; emergency condition not detected	10, 11, 38	37B4
13	1 out of 4 PT2-ØC bistable trips; emergency condition not detected	12, 13, 39	. 37B4
14	Test 90% bus undervoltage via PT1ØA and PT2ØA	6, 10	37A4
15	Test 70% bus undervoltage via PT1ØA and PT2ØA	7, 11, 20	37D1
16	Test 90% bus undervoltage via PT1ØC and PT2ØC	8, 12	37C1

ATI 5 is maintained until reset after step 59.

STEP NO.	PRIMARY FUNCTIONAL TEST DESCRIPTION	ATI NO.	ATO SCHEM. LOC.	
17	Test 70% bus undervoltage via PT1ØC and PT2ØC	9, 13	37C1	
18	Test 70% bus undervoltage followed by 90% bus undervoltage	6, 7, 10, 11	37B1	
19	Test 90% bus undervoltage followed by 70% bus undervoltage	6, 7, 10, 11	37B1	
20	Test 90% bus undervoltage with DG BRKR CLOSED	6, 10, 16	37A1	
21	Test LOCA condition	14, 20	38D6	
22	Test for no ESF outputs without EMERG. COND. permissive	22, 23, 25, 26	38C6	
23	Test for no sequencer initiation without any breaker closure	15, 23	38B6	
24	Test for BUV and LOP sequencers enabled	23, 26	38B6	
25	Test for no LOCA sequencer initiation without any breaker closure	15, 23, 25	38C4	
26	Test for LOCA sequencer enabled via INC. BRKR closure	23, 25	38C4	
27	Test for LOCA sequencer enabled via DG BRKR closure	15, 23, 25, 26	38B4	
28	Test for no sequencer initiation via no power restoral	23, 25, 26		
29	Test for sequencer steps pulsed outputs and no maintained outputs	32, 33, 34, 35	38A4	
30	Test for no sequencer steps outputs without EMERG. COND. permissive	27, 33, 34, 35	38C2	
31	Test for step outputs via LOCA sequencer	27, 32, 33	38C2	
32	Test for step outputs via BUV sequencer	27, 32, 34	38B2	
33	Test for step outputs via LOP sequencer	27, 32, 35	38B2	

Table 4. Automatic Test Sequence (Continued)

STEP NO.	PRIMARY FUNCTIONAL TEST DESCRIPTION	ATI NO.	ATO SCHEM. LOC.
34	Test for RESET input function	7, 11, 14, 20	39D6
35	Test for no ESF CLOSE BRKR outputs without EMERG. COND. permissive	24	39C6
36	Test for LOP output	18, 19, 20, 24	39C6
37	Test for CLOSE BRKR outputs	24, 32	39B6
38	Test for no CLOSE BRKR outputs with DG BRKR CLOSED	24, 26, 32	39A6
39	Test for no CLOSE BRKR outputs with 90% BUV	22, 24, 32	39A6
40	Test for CLOSE BRKR outputs via OFFSITE SOURCE 3	17, 18, 24, 32	39C4
41	Test for CLOSE BRKR outputs via OFFSITE SOURCE 1	18, 19, 24, 32	39B4
42	Test for CLOSE BRKR outputs via OFFSITE SOURCE 2	17, 19, 24, 32	39B4
43	Test for no CLOSE BRKR outputs and LOP outputs with no offsite sources available	17, 18, 19, 24, 32	39B4
44	Test for CLOSE BRKR outputs priority changed	18, 19, 21, 24, 32	39A4
45	Test for CLOSE BRKR outputs priority changed	17, 19, 21, 24, 32	39D2
46	Test for panel test mode permissive	28, 29	39C2
47	Test for panel test mode lockout via EMERG. COND.	16, 28, 29	39B2
48	Test for output test mode permissive	30, 31	39C2
49	Test for output test mode lockout via EMERG. COND.	16, 30, 31	39B2

Table 4. Automatic Test Sequence (Continued)

STEP NO.	PRIMARY FUNCTIONAL TEST DESCRIPTION	ATI NO.	ATO SCHEM. LOC.
50	Test 80% bus undervoltage via PT1ØA and PT2ØA	36, 38	43B5
51	Test 80% bus undervoltage via PT1ØC and PT2ØC	37, 39	4 3B5
52	Test 80% BUV output with LOCA	25, 36, 38	4 3A5
53	Test for no 80% BUV output with a 90% BUV trip	22, 25, 36, 38	43A5
54	Test for no 80% BUV output with no EMERG. COND. permissive	25, 40	4 3A5
55	Test 80% bus undervoltage via EMERG. COND.	25, 32, 40	4 3A5
56 thru 59	NO TEST FUNCTION	None	43A5

Table 5. Automatic Test Inputs

ATI NO.	SCHEMATIC LOCATION	DESCRIPTION
1	31D6	PTlØA bistable inputs (3)
2	31D6	PT1ØC bistable inputs (3)
3	31D6	PT2ØA bistable inputs (3)
4	31D6	PT2ØC bistable inputs (3)
5	31C6	Fast clock enable
6	31C6	PT1ØA 90% bistable trip test
7	31 B6	PTlØA 70% bistable trip test
8	31 A6	PT1ØC 90% bistable trip test
9	31 A6	PT1ØC 70% bistable trip test
10	31D4	PT2ØA 90% bistable trip test
11	31C4	PT2ØA 70% bistable trip test
12	31B4	PT2ØC 90% bistable trip test
13	31B4	PT2ØC 70% bistable trip test
14	31B4	LOCA input
15	31A4	Incoming breaker not closed input
16	31A4	DG breaker closed input
17	31 D1	Offsite Source l not available input
18	31C1	Offsite Source 2 not available input
19	31B1	Offsite Source 3 not available input
20	31A1	Reset input
21	31A1	Breaker closure priority change input
22	32D7	90% bus undervoltage test signal
23	32D6	70% bus undervoltage test signal
24	32C6	70% BUV test signal to breaker closing
		circuits
25	32D4	LOCA test signal
26	32C4	DG breaker closed test signal
27	32B4	BUV or LOCA memorized test signal
28	32B4	Manual Test BUV input signal
29	32B4	Panel test mode input

Table 5. Automatic Test Inputs (Continued)

ATI NO.	SCHEMATIC LOCATION	DESCRIPTION	
AII NO.	DGILLIANT TO LOCAL TO		
30	32A4	Manual Test LOCA input signal	
31	32A4	Output test mode input	
32	32D2	Emergency condition test signal	
33	32B2	LOCA sequencer enable test signal	
34	32B2	BUV sequencer enable test signal	
35	32A2	LOP sequencer enable test signal	
36	43C4	PT1ØA 80% bistable trip test	
37	43C4	PT2ØC 80% bistable trip test	
38	43C4	PT2ØC 80% bistable trip test	
40	43B4	80% bus undervoltage test signal	

Section 9 MAINTENANCE, TROUBLESHOOTING, AND REPAIR

An LSS panel requires no preventative or periodic maintenance. It is recommended, however, that bistable trip point verification be made on a periodic basis. In general, bistable trip point recalibration should be performed on all bistables off a common potential transformer channel any time a bistable card substitution is made or card file slot is changed. System timing functions need no periodic calibration, but may be changed, however, by following the adjustment procedures of section 7.3.

An LSS panel comprises an intricate electronic system. Before a system malfunction can be detected, it is essential that troubleshooting personnel be familiar with proper equipment operating characteristics, basic theory of operation, and electrical schematics. A malfunction can be detected in two possible manners. First, for failures which are self-annunciating, either indicators or actuated outputs annunicate and isolate the problem area. Second, during active testing with Manual Test features, an inoperative function will annunciate and isolate the problem area. After the malfunction has been detected and the general problem area located, Vitro drawing 2699-1021, LSS Panel, Electrical Schematics should be consulted and utilized to isolate the malfunction to a PC card or other part. On Vitro drawing 2699-1021, logic and electronic symbols have an associated reference designation number associated with them. This number refers to the PC card file slot of the PC card containing the particular component or the part identification number utilized in the cabinet. After the malfunction has been isolated, the suspect PC card or other part should be removed and replaced with a spare of the same type. Manual Test features should then be utilized to verify proper system operation.

CAUTION

Inserting or removing PC cards with the ESF portion of the system energized may cause equipment damage. The ESF power switch should be switched off whenever PC cards are removed or inserted. BOP power should be removed external to the LSS panel before troubleshooting within the isolation barrier.

If more than one PC card has been replaced, final determination of a PC card containing a failed device may be accomplished by replacing PC cards one at a time and verifying proper system operation after each insertion. This procedure verifies operational PC cards and eliminates them from further fault isolation activity.

9.1 SPARE PARTS

A list of recommended spare parts for an LSS panel is presented in table 6. Complete parts lists may be found on the following Vitro drawings:

2699 - 1005, LSS Panel Assembly

2699 - 1014, Digital Isolator Panel Assembly (A5)

2699 - 1015, Card File Assembly (A1)

2699 - 1025, Control Panel Assembly (A3)

2699 - 1030, Power Supply Panel Assembly (A2)

2699 - 1035, Bistable Panel Assembly (A4)

Table 6. Spare Parts List

REFERENCE DESIGNATION	DESCRIPTION	PART NUMBER	MANUFACTURER
CR1/15,A2CR1/3	Diode assembly	0423-2765-1	Vitro
K1/32	Relay, 24V	GPB	Agastat
K33/41,A2K2	Relay, 24V	3SAA1388A2	General Electric
K42/55,A2K3,K63	Relay, 125V	35AA1425A2	General Electric
K56/62	Relay, 125V	GPD	Agastat

VMA 02/0045 pay 29 44

Table 6. Spare Parts List (Continued)

REFERENCE DESIGNATION	DESCRIPTION	PART NUMBER	MANUFACTURER
-	TD/OS CARD	0423-2636	Vitro
-	7 Seg. Dis. Drvr.	0423-2640-2	Vitro
-	Step Card No. 3	0423-2675-4	Vitro
-	IC Card A-3	0423-2693-3	Vitro
-	IC Card A-4	0423-2693-4	Vitro
-	IC Card A-7	0423-2693-7	Vitro
-	IC Card A-9	0423-2693-9	Vitro
-	IC Card A-12	0423-2693-12	Vitro
-	IC Card B-1	0423-2695-1	Vitro
- ;	IC Card B-2	0423-2695-2	Vitro
_	IC Card B-4	0423-2695-4	Vitro
-	IC Card C-1	0423-2696-1	Vitro
-	IC Card D-2	0423-2697-2	Vitro
-	Comp. Card B-1	0423-2699-1	Vitro
-	Comp. Card B-7	0423-2699-7	Vitro
-	AC Bistable Card No. 1	0423-2757	Vitro
-	Driver Card	0423-2758-1	Vitro
-	Clock Card A	0423-2767	Vitro
2DS1,2	Indicator Lens Lamp	95-0408-09-241 52-0991 B1-A	Dialco Dialco ANSI Spec.
2F1,2	Fuse Fuseholder	MDA-7 HKL	Bussmann Bussmann
.2K1	Relay, 15V	3SAA1432A2	General Electr
2PS1	Power Supply, 15V	CEA3B150Y103FLP3	CEA

43 PH300F110-15 LAMBDA




Table 6. Spare Parts List (Continued)

ger adge er ter t	REFERENCE DESIGNATION	DESCRIPTION	PART NUMBER	MANUFACTURER
	A2PS2	Power supply, 24V	CEA3A240Y103FLP3	\
	A2S1	Switch, Lock Contact block	OT 22KA1 OR OT 2K1 OT 2M	Westinghouse Westinghouse Westinghouse
	A2VR1-3	Suppressor, transient	1.5K62	General Semi.
	A3DS1-12, A3DS15-35	Lamp, Indicating (Red) Lamp, Indicating (White) Lamp, Indicating (Yellow) Lamp, 24V (bulb only)	0116B6708G1-R 0116B6708G1-W 0116B6708G1-Y 1819	General Electric General Electric General Electric GE or equal
	A3DS13,14	Readout module Lamp, 24V (bulb only)	710-0301-025 334	Dialco GE or equal
:	A3S1-9	Switch, toggle	8A2011C	Microswitch
	A3 S10-S31	Switch, pushbutton Cap (black)	8N2021C 8Z0083	Microswitch Microswitch
	A3F1-4	Fuse Fuse block	MKB 1/8 3828-4	Bussmann Bussmann
	A4M1-4	Voltmeter, AC	10420	Simpson
	A4R1-R4	Resistor, variable	7466R10KL.25	Beckman
	A4R5-8	Resistor	RER55F1212M	MIL-R-39009/2
	A4S1-4	Switch Contact block	OT 2S1 OT 2A	Westinghouse Westinghouse
	A4T1-8	Transformer	H-915	United Trans. or equal
	A5R1-3	Resistor	RER65F3481M	MIL-R-39009/1
	A5U1-10	Digital isolator Lamp, 28V (bulb only)	0423-2645-3 30938-00 OR	Vitro Sylvania
	*	Screwdriver Patch cord	H-90 (938 IC)	Bourns H.H. Smith

^{*} Special tools and accessories

LVMA04/0055

7247336888 TO 8172472254973/03 VMA 03/0116 00/6 PAGE 3 OF 6



Price List 221

lush Pushbutton (Color	Operator Only Without Contact Block or Logend Plate (Cover Mounting Only) Catalog Number
Full Shroud	All Colors (Black, Rod, Green, Yellow, Blue, Gray, Brown)	QT2B4
No Shraud	Black Rød Green Yollow	072C1 072C2 072C3 072C4
Mushroom Head	Black Red Green Yellow	OT2D1 OT2D2 OY2D3 OT2D4
Key Key Removable in Locked Position Only	Lock Positions Out In In or Out	OT2E8 OT2F8 OT2G8
Key Removable / in All Positions	Out In In or Out	OT2E9 OT2F9 OT2G9

Pushbutton	Ratings, And	m <mark>peres</mark>	
(For Flush a	nd Extende	d Operators)	
Voltages	Normal Load Break	Inrush and Interr. Capacity	Contin- uous
110-125 Ac	6.0	60	10
220-250 Ac	3.0	30	10
440-480 Ac	1.5	15	10
550-600 Ac	1,2	12	10
110-125 Dc	1,1	1,1©	
230-260 Dc	,55	.55©	
550-800 Dc	,20	.20©	

Contact	Blocks -	- For	Flush Operators®	
			Description	

Contact Blocks - For		Contact	Catalog	ŧ.,
	Description	Symbol	Number	
Single Circuit		J.		
	1 NO	0 0	ОТ2В	
Annual Control	1 NC	قله	OT2D	
Double Circuit	2 NO	5000	OT2M	>
	.2 NC	वाव वाव	OTZN	Ì
	1 NO, 1 NC	 	OT2A	,
	1 NO, 1 NC Make Before Break	=======================================	OT2V	
	2 NO Sequence One Pole Makes Before Other	0 0 0 0	OT2X	

1 NO, 1 NC Series Wired

1 NO, 1 NC Parallel Wired

2 NO, 2 NC Series Wired 2 NO, 2 NC Parallol Wired OT2AS

OT2AP

OT2M5

OT2MP

0 0 8 8

^{Torque for mounting screws 7 to 10 inch pounds - 10 inch pounds - 10 inch pounds - 10 inch pounds - 10 inch pounds max.}

JAN 10 '03 11:07 FR 7217336888

7247336888 TO 817247225 P.02/03

PAGE 4 OF 6



Price List 221



Flush Selector Switches







Selector Switch Selection Procedure Westinghouse OT2 selector switch cam and contact selection is based on the fact that there are only two possible 2-position contact sequences, and six possible 3-position Lences.

wo position, only cam 1 is available. Contact sequence is accomplished by selection of NO (OT2B) or NC (OT2D) contact blocks in desired quantities.

Three cams (2, 4, 6) produce all six 3-position sequences. Selection is simplified by using the systematic selection process below.

Procedure

- 1. Write down contact sequence and sequence numbers from Table I. $\{X = Closed, O = Open\}$
- 2. Determine two most common numbers (1, 2, or 3) ignoring letters B and D).
- 3. Use cam according to Table II and select operator Cat. No.
- 4. From Table 1, determine Cat. No. and circuit position for each contact sequence number in Step 1.
- 5. Order Bill of Material as determined, or fully assembled selector switch.

Example

XQQ = 1B0XX - 1D XXO = 3D

OXO = 2D

1 and 2

Cam 4, Cat. No. **OT2S4**

18 = OT2B Left 1D = OT2D Left 3D - OT2AP Both 2D = OT2D Right

Standard Operator OT2S4 with following contact blocks: OT28 Left, OT2D Left, OT2AP Both, OT2D Right.

Type Operation	Operators Only L	.egend Plate Not	inciuded®		
	2 Position	3 Position		-	
	Can. Car. No.	Cam 2 Catalog Number	Cam 4 Catalog Number	Cam 6 Catalog Number	
Standard Handle			, , , , , , , , , , , , , , , , , , , ,		
Maintained Spring Return Right to Left	OT251 OT211	OT252	OT2S4	OT2S6	
Spring Return Lft. & Rt. to Ctr. Spring Return Right to Center Spring Return Left to Center		OT2V2 OT2Z2 OT2W2	OT2V4 OT2Z4 OT2W4	OT2V8 OT2Z8 OT2W8	
Laver Handle					
Maintained Spring Return Right to Loft	OT2S1W	OT2S2W	OT2\$4W	OTZS6W	
Spring Return Lff. & Rt. to Ctr. Spring Return Right to Center Spring Return Left to Center		0T2V2W 0T2Z2W 0T2W2W	0T2V4W 0T2Z4W 0T2W4W	OT2V6W OT2Z6W OT2W6W	
Cylinder Lock					
Lock in All Positions Luck in Left-Positions Lock in Center Positions Lock in Ctr. & Rt. Positions	012K1 012Y1	OT2K2 OT2Y2 OT2O2	OT2K4 OT2Y4 OT2O4	OT2K6 OT2Y6 OT2O6	

Table I: Cam and Contact Block Selection, Two and Three Besition

indio I. Calli allu	Conta	er Diock .	selectio:	ก, เพยเอเ	ıa ınre	Position)		
Contact Sequence	Seq.	Cam and	Cam and Contact block Combination						
(Operator Position Viewed From Front)	No.	Cam 1		Cam 2		Cam 4		Cam 6	****
THE TOTAL PROPERTY			Stand, Oper.® Stand, Oper.® Cat. No. OT2S1 Cat. No. OT2S2		Stand, Oper.® Cat. No. OT2S4		Stand. Oper.® Cat. No. OT256		
		Contact Cat. No.	Circuit Posit. O	Contact Cat. No.	Circuit Posit.	Contact Cat. No.	Circuit Posit.	Contact Cat. No.	Circuit Posit.
Two Position					•••			<u> </u>	
1		_OT2D	Either						
_ (OY2B	Eithor						•
Three-Position		المب				·			
X 0 0 0 X X X 0 X 0 X 0 0 0 X X X 0	18 10 28 20 38 30			OT2AS OT2AP OT2B OT2D OT2B OT2D	Both® Both® Right Right Left	OT2B OT2D OT2B OT2D OT2AS	Left Left Right Right Both®	OT26 OT2D OT2MP OT2NS OT2B	Right Right Both® Both® Left

Table II: Sequences to Cam Number -

Sequence Number	Çam Numbe
1	6 or 4
2	2 or 4
3	2 or 6
1 and 2	4
1 and 3	. 6
2 and 3 .	ž

- Standard and lover handle operators supplied with red color insert.
- For price of contact block and legend plates, see pages
 7 and 8.
- To position contact block 90° from normal, add suffix
- "G" to catalog number.


 Two contacts wired in series (NC left and NO right), Can be field assembled from one OT2A or one OT2B and
- De treid assembleo from one OTZA or one OTZB and one OTZB contact blocks.

 Two contacts wired in parallel (NC right and NO left). Cen be field assembled from one OTZA or one OTZB and one OTZD contact blocks.

 As viewed from rear of assembly.

 For other than standard maintained operator, use operators.
- stor catalog number from price table.
- Two NO contacts wired in parallel,
- Two NC contacts wired in series.

Circuit Position For Mounting Contact Blocks Determined By Viewing From Rear





VMA 03/046 PAGE 5 OF 6

Westinghouse Electric Company LLC Repair & Replacement Services 1000 Westinghouse Drive New Stanton, PA 15672 (724) 722-5927

Residentains of the second second

To:	Daryl (? Spelling)	•	2 51 Fax: 601 437 2475	•
From:	Sharon Miller		Date 1/23/03	
Re:	PO MPY30021 W.S.C	D. 20231	Pages: 1	
CC:		,	FAX: (724) 722-5462	
□ Urgen	nt x For Review	☐ Please Comme	ent □ Please Reply □ Please R	ecycle

Notes: Daryl

Attached is a cut sheet of the OT22KA1. According to the vendor, the OT22KA1 has been replaced by the OT2K1 and is a 2 position operator. This product was developed back in the 60's and early 70's and there is not much information to provide. Engineering was able to find that the mounting for the OT2KA1 was 1 7/32 and it is the same for the OT2K1 1 7/32. I think this helps to conclude that they are approximate in size.

I hope this helps in your analysis. If you have any questions, please contact me.

Sharon

724 722-5927



Flush Selector Switches









Cylinder Lock®

Selector Switch Selection Procedure Westinghouse OT2 selector switch cam and contact selection is based on the fact that there are only two possible 2-position contact sequences, and six possible 3-position sequences.

vo position, only cam 1 is available, act sequence is accomplished by selection of NO (OT2B) or NC (OT2D) contact blocks in desired quantities,

Three cams (2, 4, 6) produce all six 3position sequences. Selection is simplified. by using the systematic selection process below.

Р	roce	ıh.	IFA

1. Write down contact	X00=18
sequence and sequence	OXX = 1D
numbers from Table I.	XXO = 3D
(X = Closed, O = Open)	0X0=2D
2. Determine two most	1 and 2

- common numbers (1, 2, or 3) ignoring letters B and D.
- 3. Use cam according to Table II and select operator Cat. No.
- 4. From Table I, determine Cat. No. and circuit position for each contact sequence number in Step 1.
- 5. Order Bill of Material as determined, or fully assembled selector switch.

Cam 4, Cat. No. **OT2S4**

Example

18 = 0T2B Left 1D=OT2D Left 3D = QT2AP Both 2D = OT2D Right

Standard Operator QT2S4 with following contact blocks: OT2B Left, OT20 Left. OT2AP Both, OT2D Right.

Type Operation	Operators Only Legend Plate Not Included(0)					
	2 Position		3 Position			-
	Cam 1 Cat. No.		Cam 2 Catalog Number	Cam 4 Catalog Number	Cam 6 Catalog Number	
Standard Handle						
Maintained Spring Return Right to Left Spring Return Ltt. & Rt. to Ctr. Spring Return Right to Center Spring Return Left to Center	OT2S1		0T2S2 0T2V2 0T2Z2 0T2W2	0T2\$4 0T2V4 0T2Z4 QT2W4	0T2\6 0T2\6 0Y2\6 0T2\8	
Lever Handle	i		1			
Maintained Spring Return Right to Left Spring Return Lft. & Rt. to Ctr. Spring Return Right to Center Spring Return Left to Center	OT2S1W OT2I1W		0T2S2W 0T2VZW 0T2Z2W 0T2W2W	:01254W 01254W 01254W 01274W	01256W 012V8W 012Z6W 012W6W	
Cylinder Lock	1		f'			
Lock in All Positions Lock in Left Position Lock in Center Position Lock in Ctr. & Rt. Position	OT22KAT OT22KET	· · · · · · · · · · · · · · · · · · ·	OTZ3KA2 OTZ3KC2 OTZ3KE2	OT23KA4 OT23KC4 OT23KE4	OT23K26 OT23KC6 OT23KE6	· ′

Table I: Cam and Contact Block Selection. Two and Three Position

Contact Sequence Seq.		Cam and	Cam and Contact Block Combination						
(Operator Positions	Na.	Cami		Çam 2		Cam'4		Cam 8	
Viewed From Fights		Stand, O		Stand. D Cat. No.		Stand, Q Cat. No.		Stand. O Cat. No.	
		Contact Cat. No.	Circuit Posit. O	Contact? Cat. No.		Contact Cat. No.	Circuit Pasit. (7)	Contact Cat. No.	Circuit Posit.
Two Position			.,						
\$ 0 ×		0720 0728	Either Either						
Three Position									
* * * * * * * * * * * * * * * * * * *	1B 1D 28 2D 3B			0T2A\$ 0T2AP 0T2B 0T2D 0T2B 0T2D	Both (3) Both (6) Right Right Left Left	0T2B 0Y20 0T2B 0T2D 0T2AS 0T2AP	Left Left Right Right Both Both	0T2B 0T2D 0T2MP 0T2NS 0T2B 0T2D	Right Right Both® Both® Left Left


Table II: Sequences to Cam Number --3 Position

2 1 03/((0))	
Sequence Number	Cam Number
1	6 or 4
2	2 or 4
3	2 pr 6
1 and 2	4
1 and 3	6
2 and 3	2

- Changed since previous issue:
- 2) Standard and lever handle operators supplied with red Left Circuit color insert. Other colors are available.
- To price of contact block and legend plates, see pages
- 53, 54.

 ① To position contact block 90° from normal, add sutfix "G" to catalog number.
- Two contacts wired in series (NC left and NO right). Can be field assembled from one OT2A or one OT2B and one OTZO contact blocks.
- (I) Two contacts wired in parallel (NC right and NO left). Can be field assembled from one OT2A or one OT2B and one OT2D contact blocks.
- As viewed from roar of assembly.

Circuit Position For Mounting Contact Blocks Determined By Viewing From Rear.



- ® For other than standard maintained operator, use operation rationary maintenance operation capter operation ration number from price table.

 Two NC contacts wired in parallel.

 Two NC contacts wired in series.

VMA	91/0037	
PAGE	OF	



I/C LOGIC FOR CONTROL FUNCTIONS IN HIGH-NOISE INDUSTRIAL ENVIRONMENTS

TABLE OF CONTENTS

- 1. Introduction and Philosophy
- 2. MHTL General Information
- 3. MHTL Applications Selector Guide
- 4. MHTL Detailed Specifications, Logic Diagrams and Data Sheets
- 5. AN-298 "Noise Immunity with High Threshold Logic"
- 6. AN-414 "Operation and Application of MHTL IC Flip-Flops"
- 7. AN-467 "Using Motorola High Threshold Logic"
- 8. AN-524 "Converting Relay Control Systems to Digital IC's"
- 9. AN-552 "The Control Engineer's Guide to IC Applications"
- 10. AN-575 "Variable Speed Control System for Induction Motors"
- 11. AN-588 "A 20 KHz, 1KW Line Operated Inverter"
- 12. AN-712 "Interface Techniques Between Industrial Logic and Power Devices"
- 13. Applications Assistance Request Reply Card

I/C LOGIC FOR CONTROL FUNCTIONS IN HIGH-NOISE INDUSTRIAL ENVIRONMENTS

INTRODUCTION AND PHILOSOPHY

Motorola's high threshold logic (MHTL*) family derived its name from the fact that it operates from a nominal 15-volt power supply and exhibits a typical input threshold at 7.5 volts. Because of the high power supply, there is a tendency for greater power dissipation in the circuit. To minimize this dissipation, larger resistor values are employed, which generally result in slower operation. This slower operating speed aids in noise rejection.

With MHTL design, fewer special noise protective methods are necessary; thus, more reliable operation can be achieved in the presence of noise conditions. Higher input threshold voltage combined with a slower response time enables MHTL to excel in both internal and external electrical noise rejection, as compared with other logic families. Better noise immunity is also achieved at the power supply and ground leads, in addition to the signal leads.


Because the system designer has a multiplicity of device types to choose from in the MHTL line, he is able to realize his system objectives with a minimum of parts. Recently introduced translator circuits make possible the usage of MHTL units in areas where high electrical noise exists, and then translating into higher speed, low-level controlling systems. The translator circuits allow MHTL logic levels to be changed to and from the logic levels characteristic of RTL, DTL and TTL circuits, making a combined system extremely attractive for industrial applications.

The high 15-volt power supply voltage of MHTL also makes it easy to interface with discrete components and CMOS—another attractive feature of the devices. MHTL circuits are especially adaptable to numerical control, supervisory control, and computer-peripheral equipment design.

All available data about Motorola's high threshold logic line of integrated circuits for industrial high-noise environment control have been compiled into this convenient single-source "library" for your design use. Included are detailed data specifications for all available MHTL circuits, as well as application design information to assist you in making greater use of these superior high-noise immunity circuits.

In addition, a reply card is included for requesting MHTL applications information and assistance.

*Trademark of Motorola Inc.



ISSUE A

INTRODUCTION

MHTL is Motorola's High Threshold Logic family of digital integrated circuits. MHTL is designed for applications in which a high degree of noise immunity is required and high-speed operation is not normally necessary. Exhibiting a large logic swing (13 V typical) and 110 ns typical propagation delays, MHTL has large voltage and energy noise margins.


The basic MHTL logic gate is the NAND function with either active or passive pullup provided. The broad line of basic functions includes expanders, AND-OR-INVERT gates, exclusive OR gates, drivers, gated latches, translators, hex inverters, flip-flops, and multivibrators. The basic logic functions plus complex functions give MHTL good versatility in applications requiring high noise immunity.

TYPICAL CHARACTERISTICS

Rating	Value	Unit
Supply Voltage	15 ± 1.0	Vdc
Threshold Voltage	7.5	Vdc
Logic "O" Output Voltage @ IOL = 5 ma		
(Active Pullup Output) (Passive Pullup)	1.0 0.4	Vdc Vdc
Logic "1" Output Voltage @ V _{CC} = 15 V		
(Active Pullup Output) (Passive Pullup)	14.4 14.9	Vdc Vdc
Noise Margin	6.0	Vdc
Propagation Delay	110	ns
Temperature Range	-30 to +75	°c

THE BASIC MHTL LOGIC GATE

The basic MHTL gate is shown in Figure 1(A). It may be noted that this gate is very similar in configuration and operation to the Motorola Diode-Transistor Logic (MDTL) gate shown in Figure 1(B). The basic difference is in diode CR1, resistor values, and the collector supply voltage (VCC). In MDTL, CR1 is a base-emitter diode operated in its forward direction and having a drop of approximately 0.75 volt. The input threshold level of MDTL is a net of two forward diode drops (the input diode offsets a diode drop in the other direction) or about 1.5 volts. In MHTL, CR1 is a base-emitter junction that is operated in its reverse direction; this is commonly called zener operation. Conduction occurs, in this case, when the junction has approximately 6.7 volts across it. The thres-



(B) MODIFIED DIODE-

(C) NAND LOGIC SYMBOL

TRANSISTOR LOGIC



GENERAL INFORMATION

MC660 Series


hold voltage for MHTL is one forward diode drop plus one zener diode drop or about 7.5 volts. The normal supply voltage for this family is 15 volts ± 1.0 volt. To keep the power dissipation down, the gates have higher resistance values than comparable resistors in MDTL devices.

The MHTL gate provides the same positive-logic NAND function as the MDTL gate. If either the A or B input is below the threshold level, possible base current to the transistor Q1 is routed to the low input. If both inputs are above the threshold level, Q1, CR1 and output transistor Q2 all turn on and the output goes low. Thus the output is true or high if A or B is not true, i.e., $F = \overline{A} + \overline{B} \equiv \overline{A} \bullet \overline{B}$ (See Figure 1-c).

PROPAGATION DELAY TIMES

The MHTL family of devices exhibits a slower propagation time than normally provided by other integrated circuit logic families. This is an additional aid in rejecting electrical noise because of the inability of the circuits to respond to narrow spikes of noise. Maximum propagation delays for each device are given on the appropriate data sheets. For these measurements, loading composed of a discrete RC network simulates full fan-out for the device. Typical values of propagation delays for the NAND gate with active pullup output are shown as a function of temperature in Figure 2.

FIGURE 2 – TYPICAL "NAND" GATE PROPAGATION DELAY TIMES



CHARACTERISTICS OF NOISE IMMUNITY

Noise immunity is a measure of the ability of a logic family to reject erroneous signals which cause false conditions in a system. When discussing the effects of noise, certain characteristics of noise must be defined.

DC Noise Margin

PROPAGATION DELAY (ns)


To define dc noise margin, the transfer characteristics of an MHTL gate must be considered. The transfer curve for the basic gate operating with a 15-volt supply is shown in Figure 3. For any input signal up to 6.5 volts, the output will remain in the high state


or above 13.5 volts. A 2.0-volt margin, from 6.5 to 8.5 volts, is used for the transition region and guards against variations in manufacturing lots and temperature effects from -30°C to $+75^{\circ}\text{C}$. With 8.5 volts on the input, the output is in the low state or less than 1.5 volts and remains there for any further increase in input voltage.

The specified voltages in the MHTL transfer curve are placed in the dc noise margin chart. The dc noise margin is defined as the difference between the output voltage levels guaranteed for the driving gate and the input voltages required for the driven gate to recognize a "0" or a "1" logic level. Then, the guaranteed noise margin in the high state is calculated by subtracting 8.5 volts from 13.5 volts, and the guaranteed noise margin in the low state is calculated by subtracting 1.5 volts from 6.5 volts. The guaranteed

FIGURE 3 – TRANSFER CURVE AND DC NOISE MARGIN CHART

V_{CC} = 15 V -30°C to +75°C Worst Case Noise Margins







noise margin is 5.0 volts in either the high or low state. In operation, noise margin is typically 6.0 volts. As a comparison, the 5.0-volt logic families have a threshold voltage of 1.5 volts with typical noise margins of 1.2 volts. Thus, the dc noise margin is 5 times greater for MHTL.

The dc noise margin describes the ability of the circuits to operate correctly when dc offsets and power supply variations exist between boards in a multiboard system. The MHTL circuits have an inherent advantage with respect to dc noise margins.


AC Noise Immunity

The ac noise immunity may be defined as the ability of a digital circuit to reject unwanted ac noise on the signal line, VCC power supply line, and the ground line. The ac noise immunity is dependent on the magnitude and duration of voltage change required to cause a system disturbance. The voltage change is dependent upon the nature of the noise, the coupling impedance, and the internal impedance of the digital circuit.

AC Noise Immunity of Active versus Passive Pullup

The relatively slow speed and large voltage swing of MHTL give the logic family superior dc noise margins and ac noise immunity.

FIGURE 4 – MHTL GATE WITH PASSIVE AND ACTIVE PULLUP



To maximize its high noise immunity, MHTL provides active pullup gates in addition to passive pullup devices. Although passive pullup has advantages in certain applications, the active pullup shows superior noise immunity.


The active pullup is compared to the passive configuration in Figure 4. The passive pullup has a 15 kilohm resistor to the power supply whereas the active pullup has a transistor and 1.5 kilohm resistor to the power supply. When the outputs are in the low state, both pullups exhibit a low impedance to ground through a saturated transistor. The advantage of active pullup appears when the outputs are in the high state.

The outputs are in the high state when transistor Q1 is turned off. The passive pullup exhibits a 15 kilohm impedance to V_{CC} . The active pullup has a lower impedance to V_{CC} as transistor Q2 turns on and has a low impedance in series with the 1.5 kilohm resistor.

If the input of another gate is driven by an output, the lower output impedance of the active pullup requires more current than the passive pullup to cause a low state on the input of the second gate. Because more current is necessary, more energy must be used to change the state of the input.

When an output is in the high state, positive-going noise will not cause a false condition on the output. However, negative-going noise will drive the output low and cause inputs of following gates to propagate a false condition. The lower impedance of the active pullup requires more energy to drive the output down through the threshold voltage. Therefore, the active pullup has a superior noise immunity when compared to the passive pullup. Figure 5 shows a comparison of active and passive pullups over temperature.

FIGURE 5 – SIGNAL LINE NOISE IMMUNITY versus AMBIENT TEMPERATURE



An additional consideration of negative-going noise may be seen by returning to Figure 4. Both configurations show a reverse biased diode to ground. The illustrated diode is the reverse biased junction that isolates Q1 from the rest of the monolithic circuit. If an output is driven below ground sufficiently, the diode becomes forward biased and conducts, showing a low impedance path to ground. Under this condition the output is clamped to $-0.7~\mathrm{Vdc}$.




GENERAL DESIGN CONSIDERATIONS

Wired-Collector AND

The outputs of passive pullup gates may be tied together to perform the wired-collector AND function. For each additional output tied to the original output, a factor of 1.2 must be subtracted from the output loading factor.

Active outputs may <u>not</u> be tied together. If two active pullups are wired together and one output goes low, too much current will be pulled through the output configuration causing loss of noise immunity or possibly causing a catastrophic failure of one of the outputs.


FIGURE 6 – MC668 PASSIVE PULLUP GATES WITH OUTPUTS AS WIRED-COLLECTOR "AND"



Output Loading Factor: 10 -1.2 = 8.8

Some gates are provided with open collector outputs. These outputs may also be tied together; however, an external pullup resistor should be provided for best noise immunity. The minimum resistor size is determined by the I_{OL} that one output is tested to sink at V_{OL} . The I_{OL} will be the sum of the current from the external pullup resistor and the current from the inputs driven from the wired collector AND. In terms of loading factor, a 15-kilohm resistor corresponds to a loading factor of 1.


FIGURE 7 – MC681 USED IN WIRED-COLLECTOR "AND" CONFIGURATION



Unused Inputs

For best noise immunity unused inputs should be tied to the power supply. If the power supply is subject to large voltage transients, the unused inputs should use a limiting resistor to protect the inputs from catastrophic breakdown. Any number of inputs may be tied to one resistor.


FIGURE 8 – UNUSED INPUTS WITH LIMITING RESISTOR



Fan-In

Fan-in may be increased through the use of the MC669 dual 4-input expander. Fan-in may be increased to a maximum of 20 using the MC669.

FIGURE 9 - MC662 EXPANDED TO 8 INPUTS



Rise and Fall Times

Slow rise and fall times on signal lines may allow oscillation to appear as the signal goes through the threshold level. Oscillation may be caused by noise or feed-back in the system, and if oscillation occurs through the threshold region false clocking of flip-flops may occur.

If slow rise and fall times are a problem, a Schmitt trigger as shown in Figure 10 is useful. The feed-back in the circuit causes a hysteresis action and sharpens rise and fall times.


Power Supply Variations

MHTL devices are tested to ensure proper operation with full fan-out capability over the -30°C to +75°C temperature range and with supply voltages between 14 and 16 volts. Normally the devices will provide proper operation if the voltage varies from the specified range, but they are not tested for this operation. When the 16-volt limit is exceeded, devices may exhibit a higher leakage current on the off transistors, although typical units will endure 20 volts collector supply before this becomes evident.

A disadvantage to using higher power supply values is the increased power dissipation of the circuits. To keep junction temperatures within acceptable limits on some devices, the ambient temperature limits must be reduced. Therefore, it is not advisable to exceed the 16-volt supply rating unless internal power dissipation is within safe limits (see maximum ratings).



FIGURE 10 - ACTIVE PULLUP INVERTERS (MC680) IN SCHMITT TRIGGER CONNECTION






FIGURE 11 – TYPICAL VARIATION IN $V_{\mbox{\scriptsize OL}}$ WITH TEMPERATURE





FIGURE 12 - SWITCH BOUNCE ELIMINATOR





When a V_{CC} below 14 volts is used, the base drive to the output transistor is reduced and is not capable of handling the rated fanout. Figure 11 illustrates the V_{OL} values of typical units as a function of temperature with a V_{CC} of 14 volts and an I_{OL} of 12 mA. The devices are not tested to operate below 14 volts, so operation of the devices at these levels cannot be guaranteed. A second disadvantage of operating the units at a lower V_{CC} voltage is the reduction of the noise margin in the high state. Figure 3 shows that V_{OH} decreases while the device threshold remains constant.

Contact Bounce

In high noise environments, MHTL is extensively interfaced with relay contacts and switches. Contact bounce becomes a major consideration because of its duration and ability to cause oscillation. A contact bounce elimination circuit as in Figure 12 is useful in solving the problem. The circuit eliminates the effects of contact bounce and gives sharp rise and fall times.

FIGURE 13 – PASSIVE PULLUP OUTPUT DRIVING A DISCRETE DEVICE





FIGURE 14 – ACTIVE PULLUP OUTPUT DRIVING A DISCRETE DEVICE



Driving Discrete Devices

With a large output voltage swing and good drive capability, MHTL is easily interfaced with discrete devices. Discrete transistor can be driven by MHTL with passive pullup output (Figure 13) or active pullup output (Figure 14).

Resistor R1 in Figure 14 is necessary to reduce leakage currents of Q3 when the MHTL output is low. Select R1 so that 1_{CB} R1 <0.5 Vdc.

Note that the active pullup output of Figure 14 is not capable of driving a discrete transistor and a MHTL input simultaneously. The MHTL input would source current to the base of Q3, preventing Q3 from turning off. This would also clamp the MHTL input at 0.7 Vdc.

Temperature Variation

MHTL devices are rated for use from -30°C to +75°C. Normally devices will function properly beyond these limits although not necessarily meeting the specifications set for the rated temperature range. If devices are operated at increased temperature, the significant changes are increased saturation voltages, increased transistor beta, and greater leakage current. Therefore, noise margins are decreased and rise times are increased.

Operation at lower temperatures causes lower transistor beta and higher saturation voltages. The significant change then is higher $V_{\mbox{OL}}$ levels.



MAXIMUM RATINGS T_A = 25°C

Rating	Symbol	Value	Unit
Power Supply Voltage Continuous Pulsed, 1.0 s	Vcc	18 20	Vdc
Input Voltage MC666 DTL RTL All Others	Vin	-1.0 to +6.0 -4.0 to +4.0 -1.0 to +18	Vdc
Output Current (into outputs) MC662 MC663 MC664 MC669 All Others	_	60 28 26 - 30	mAdc
Input Reverse Current @ 18 V	IR	0.5	mAdc
Forward Current (individual) MC669	IF	30	mAdc
Power Dissipation and Thermal Characteristics Dual-In-Line Ceramic Package Maximum Junction Temperature Maximum Internal Dissipation @ T _A = 25°C *Thermal Resistance, Junction to Air *Thermal Resistance, Junction to Case Dual-In-Line Plastic Package Maximum Junction Temperature Maximum Internal Dissipation @ T _A = 25°C *Thermal Resistance, Junction to Air *Thermal Resistance, Junction to Case	T _J PD θJA θJC T _J PD θJA θJC	175 1000 0.15 0.09 150 625 0.20 0.15	°C mW °C/mW °C/mW mw/°C mw/°C
Operating Temperature Range	TA	-30 to +75	°C
Storage Temperature Range	T _{stg}	-55 to +125	°C

^{*}Note: Thermal Resistance values are specified with the device mounted in a socket in still air.

TEST LIMITS TOLERANCE

 $T_A = \pm 3^{\circ}C$ $V_B = \pm 1\%$ $V_{CC} = \pm 1\%$ $V_{IL} = \pm 1\%$ $V_{IH} = \pm 1\%$ $V_F = \pm 1\%$ $I_{OL} = \pm 1\%$ $I_{OH} = \pm 1\%$

DEFINITIONS


CP	Clock Pulse
CEX	Collector-to-emitter leakage of the output transistor
1ссн	V _{CC} current drain when all inputs are high
CCL	V _{CC} current drain when all inputs are low
le .	Forward current of input diodes for unit input load
2 ₁ F	Forward current of input diodes which are equal to twice unit load
ЮН	Test current flowing into the output pin when output is high. (Negative)
IOL	Test current flowing into output pin when output is low
1 _R	Reverse current of input diodes with VR applied
21R	Reverse current of two input diodes with VR applied
¹sc	Short-circuit current obtained from device output when output is high
^t pd+	Propagation delay time for a positive-going output pulse
^t pd-	Propagation delay time for a negative-going output pulse
Vсс	Davies as we supply veloces
	Device power supply voltage
∨ _{ССН}	High power supply voltage
VCCH VCCL	
	High power supply voltage
VCCL	High power supply voltage Low power supply voltage
VCCL VCEX	High power supply voltage Low power supply voltage Collector-to-emitter voltage of the output transistor
VCCL VCEX VF	High power supply voltage Low power supply voltage Collector-to-emitter voltage of the output transistor Input voltage when measuring I p
VCCL VCEX VF VIH	High power supply voltage Low power supply voltage Collector-to-emitter voltage of the output transistor Input voltage when measuring I p Threshold voltage for high input voltage state
VCCL VCEX VF VIH VIL	High power supply voltage Low power supply voltage Collector-to-emitter voltage of the output transistor Input voltage when measuring I p Threshold voltage for high input voltage state Threshold voltage for low input voltage state
VCCL VCEX VF VIH VIL VOH	High power supply voltage Low power supply voltage Collector-to-emitter voltage of the output transistor Input voltage when measuring I _F Threshold voltage for high input voltage state Threshold voltage for low input voltage state Output high voltage state with I _{OH} flowing out of pin




PACKAGING

All MHTL integrated circuits are available in a dual in-line ceramic package (add suffix L to type number when ordering) and in a dual in-line plastic package (suffix P).







1		HES	MILLIN	METERS		
DIM	MIN	MAX	MIN	MAX		
A	0.740	0.780	18.790	19.810		
В	0.240	0.275	6.100	6.990		
C	0.170	0.200	4.320	5.080		
D	0.015	0.020	0.381	0.508		
E	0.135	0.165	3.430	4.190		
F	0.055	0.065	1.400	1.650		
H	0.10	O TP	2.54 TP			
J	0.015	0.035	0.381	0.889		
K	0.115	0.135	2.930	3.430		
L	00	150	00	150		
M	0.300 TP		7.62	O TP		
N	0.008	0.012	0.203	0.305		
S	_	0.325	_	9 200		







P SUFFIX PLASTIC PACKAGE **CASE 646** TO-116



	MILLIMETERS		INCHES			
DIM	MIN	MAX	MIN	MAX		
Α	18.03	18.79	.710	.740		
В	6.09	6.60	.240	260		
C	4.06	4.57	.160	.180		
0	.38	.51	.015	.020		
F	1.02	1.65	.040	.065		
G	2.54	BSC	.100	100 BSC		
H	1.32	1.83	.052	.072		
J	.23	.36	.009	.014		
K	2.92	343	.115	.135		
L	7.37	7.87	.290	.310		
M	-	100	-	100		
N	.64	.89	.025	.035		
_T	70 1	YP	70 T	YP		
U	.64 RAD		.025 RAD			
V	.13	.35	.005	.015		
Dimension "L" to lead centerline when						

	• •
c F	-н
ЧДДДДДД	
SEATING	
G K	M = J = J =

P SUFFIX ASTIC PACKAGE **CASE 648**

			1 .03	.025	1 .0,
V-h	T	70	TYP		TYP
	U	.64	DAR	.025	RAD
5000000		.13	.38	.005	.0
	NOTES	3:			
··			O CENTER	R OF LEA	กร
ا ا	٧	VHEN FO	RMED PAR	ALLEL.	
u170					
Company 1					
AAAAMAAA					
	_	L —	_		
l F	l	-11	· T		
•	ł	11			
~					
No.	1				
	T				
		_1			
	l				
	1				
H - D SEATING		- 11			
PLANE	-	M 1	-		

	MILLI	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
A	20.70	21.21	.815	835
8	6.09	6.60	.240	.260
C	4,07	4.57	.160	.180
D	.38	.51	.015	.020
Ŧ	1.14	1.40	.045	.055
G	2.54 BSC		100 BSC	
I	1.32	1.83	.052	.072
-	20	.30	.008	.012
K	2.92	3.43	.115	.135
۲	7.37	7.87	.290	310
2		100	-	100
N	.64	.89	.025	.035
T	70	TYP	70	TYP
C	.S4 RAD		.025	DAR
٧	.13	.38	.005	.015
OTES):			



Semiconductor Products Inc.

INTEGRATED CIRCUITS FROM MOTOROLA

*MC660 Series (-30 to +75°C)

ISSUE B



P SUFFIX PLASTIC PACKAGE **CASE 646** TO:116

PSUFFIX PLASTIC PACKAGE **CASE 648**





L SUFFIX CERAMIC PACKAGE CASE 620

L SUFFIX CERAMIC PACKAGE **CASE 632** TO-116



Motorola's MHTL integrated circuits are especially designed to meet the requirements of industrial applications because of the outstanding noise immunity. MHTL circuits provide error-free operation in high noise environments far beyond the tolerance of other integrated circuit families. Multifunction packages and broad operating temperature range further tailor this device family to the industrial designer's requirements.


 $^{\circ}$ MHTL cermaic dual in-line devices are available with specification over the $-55\,^{\circ}$ C to +125°C temperature range and/or with hi-rel processing on special order. See your Motorola representative for pricing.

MHTL, MDTL, MTTL, and MRTL are trademarks of Motorola Inc.

BEST COPY

FUNCTIONS AND CHARACTERISTICS ($V_{CC} = 15 \text{ V} \pm 1.0 \text{ Vdc}$, $T_A = 25^{\circ}\text{C}$)

	~~~~~~~	· · · · · · · · · · · · · · · · · · ·	r		
		•		Power	
•	Type ①	Loading	Propagation	Dissipation	
	-30 to	Factor	Delay	mW	
Function	+75°C	Each Output	ns typ	typ/pkg	Case
Expandable Dual 4-logur, Gate (active pullup)	MC660	10:	110	88/26 ②	632, 646
Expandable Duet 4-Input Gate (passive pullup)	MC661	10.	125	88/26 ②	632, 646
Expendable Dual 4-Input Line Origen	MC662	.30	140	180/26 ②	632, 646
Dual J-K Flip-Flap	MC863	Participe Burning	3.0 MHz 3	200	632, 646
Master Slave R-S Flip-Flop	MC684	- 8	3.0 MHz (3)	160	632, 646
Triple Level Translator	MC665	MOTL -8 MCTL III - 5.5 MRTL - 5	40	83 (MDTL) 104 (MRTL)	632, 646
Triple Level Translator	MC666	10	*75	105	632, 646
Dual Monostable Multivibrator	MC667	10	140	240	632, 646.
Quad 2-Input Gate (pessive pullup)	MC668	10	126	176/52 ②	632, 646
Dual 4-Input Expander	MC669		-	·-	632, 646
Triple 3-Input Gate (passive pullup)	MC670	10	125	132/39 ②	632, 646
Triple 3-Input Gate (active pullup)	MC671	10	1:10	132/39 ②	632, 646
Quad 2 Input Gate (active pullup)	MC672	10	110	176/52 ②	632, 646
Dual 2-Input AND-OR-INVERT Gate	MC673	. 10	110	160/50 ②	632, 646
Dual 2-Input AND-OR-INVERT Gate	MC874	10	125	160/50 ②	632, 646
Dual Pulse Stretcher	™MC675	10	150 (pins 1,6) 110 (pins 5,6)	180	632, 646
BCD-To-Decimal Decoder-Oriver	MC676	13 44 5 -		380	620, 648
Hex Inverter With Strobe (active pullup)	MC677	10	110	246/96 ②	620, 648
Hex Inverter With Strobe (without output resistors)	MC678	10	125	192/96 ②	620, 648
Dual Lamp Driver	MC679,B	125	0.5 με typ	250/30 ②	632, 646
Hex Inverter	MC680	- 10	110	246/96 ②	632, 646
Hex Inverter (open collector)	MC681	10	125	192/96 ②	632, 646
Quad Latch	MC682	10	250	375	620, 648
Quad 2-Input Exclusive OR	MC683	10	-	380	632, 646
Decade Counter	MC684	10	0.5 MHz ③	480	620,648
Binary Counter	MC685	··. 10	0.5 MHz (3)	480	620,648
4-Bit-Shift Register	MC686	- 10	0.5 MHz (3)	. 480	620,648
Dual J-K Flip-Flop	MC688	. 10	2.5 MHz (3)	375	620,648
Hex Inverser (high voltage)	MC689	10	150	173/55 (2)	632,646
Hex Inverter (active pullip)	MC690	10	150	173/55 🕉	632,646





² Inputs High/Input Low 3 fTog




MMTL LOGIC DIAGRAMS










MMTL LOGIC DIAGRAMS



BEST COPY









DACE / SET STATE S -2(10) —a (10) -9 (10) -11(10) Come regions of the complete state of the co Charling State 7.110 -245 rector


INVERTERS


MMTL LOGIC DIAGRAMS




BEST COPY








BEST COPY





MATE LOGIC DIAGRAMS

MAXIMUM RATINGS (TA = 25°C)

Rating	Symbol	Value	Unit
Power Supply Voltage	W. COUNTY OF	Secretary and the second second	THE PERSON CHARACTER
Continuous	· VCC	form 1994 and the same	A STATE OF THE STA
Pulsed 1.0 s		100000000000000000000000000000000000000	1-23-55
nput Voltage			Second Second
MCSES MOTE		and the second second	
MATELLA		-100-60	
All Others	dear se	-10 to +18	
Du Gut Cutrene (into outpute)			
MC862			
MC863			
MC684			13.62
MCGGG	BO STATE		
All Official 1997 And 1997 And 1997			
nput Richard Committee Com			
greene Current (Individual) Mc curre		0.0	A STATE OF THE STA
OR BUT THE THE PARTY OF THE PAR	1000	erter version in the	TO LANGE TO STATE OF THE PARTY
		CD 10 (10)	
torage Tetripersture Range	MA STAR STAR		

BEST COPY



MOTOROLA Semiconductor Products Inc.



INTEGRATED CIRCUITS FROM MOTOROLA

*MC660 Series (-30 to +75°C)

your Motorola representative for pricing.

ISSUE C



P SUFFIX PLASTIC PACKAGE **CASE 646**

P SUFFIX PLASTIC PACKAGE **CASE 648**





L SUFFIX

CERAMIC PACKAGE **CASE 620**

BEST COPY

L SUFFIX CERAMIC PACKAGE **CASE 632**



FUNCTIONS AND CHARACTERISTICS (V_{CC} = 15 V ± 1.0 Vdc, T_A = 25°C)

Motorola's MHTL integrated circuits are especially designed to meet the requirements of industrial applications because of the outstanding noise immunity. MHTL circuits provide error-free operation in high

noise environments far beyond the tolerance of other integrated circuit

families. Multifunction packages and broad operating temperature range

further tailor this device family to the industrial designer's requirements.

*MHTL cermaic dual in-line devices are available with specification over the -55°C


to +125°C temperature range and/or with hi-rel processing on special order. See

MHTL, MDTL, MTTL, and MRTL are trademarks of Motorola Inc.

Function	Type ① -30 to +75°C	Loading Factor Each Output	Propagation Delay ns typ	Power Dissipation mW typ/pkg	Case
Constant Control of the Control of t					632,646
	ment forest time and interest of any any last leading to			B/20(0);	532,646
STALL COUNTY MARKS OF STALLS OF STALLS				100/20 Q	62 67 C46
					632,646 632,646
				e de Vicinia de la	47,646
					e e e di c
				20 4 0-2	642 646
					632,846
					62 (38
					12.00
		. Residence			620,648 (27,846)
	Company of the second	المالية المالية على المواقع المالية ا ومالية المالية			E2 24
	All a series				
	ara (San Sale				
State of the state					


- ① L suffix denotes Dual In-Line Ceramic Package, P denotes Dual In-Line Plastic Package (i.e., MC660L = Dual In-Line Ceramic, MC660P = Dual In-Line Plastic Package)
- ② Inputs High/Input Low
- **3** fтод
- New Devices





GATES (continued) MCSBS Quod 2-haput Exclusive OR (2) 1 (2) 2 (2) 5 (3) 6 (3) 6 (3) 6 (3) 6 (3) 6 (3) 6 (3) 6 (3) 6 (3) 6 (3) 6 (4) 7 (5) 7 (5) 7 (6) 7 (7) 7 (8) 7 (8) 7 (8) 7 (9

FLIP-FLOPS




علا	200								
	ď,	W.		36	15		į.	7	Ţ
14 E			Ų.		e da		2.0	u.	Ġ.
100	Ż,				10	20		16	j.
葡	4				51	ğς.		1	į,
7									


realized port of Dorto, 22 increases the trained of of clock, pulpe - tilt branches authorized and it increases to transition of clock pulses

A die stein C in the direct sear Fig. causes a low state.


O at the Close gut movifie complement at the O output.




MMTL LOGIC DIAGRAMS




EXPANDER-




BEST COPY






INVERTERS




SEST COPY


MMTL LOGIC DIAGRAMS


INVERTERS (continued)




BEST COPY









BEST COPY





MMTL LOGIC DIAGRAMS



BEST COPY

MAXIMUM RATINGS (TA = 25°C)

Rating	Symbol	Value	Unit
Manager and the second	BEST MINISTER !	36 5 Sec. 17. 45 185 185 185 18	-5 -1 - 7 -13 -46 V -24 V
The second of th			
Branch and the state of the sta	and the second second		المراكب الإنفاقية والمتعارين والمتعارين
	建筑 是"西北海"和汉(南)。	the day of the sales	
Section with a principle of the section of the sect	Control of the contro	emana bili takatarahi	the state of the state of
	"全年"的"Triest'的"全国的"。		
14. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.	Control of the Contro	and the state of the property of the second	
	A Part of the Control	Park Care Care Care Care Care Care Care Care	Service Services
	的复数形式 被某些人的		
Control of the Contro	And the control of th	and the second of the second	20 722.3 min 17
where the second second by the second second	是在1000000000000000000000000000000000000		
	医性性病 医性性 计记录符号	14-	
的复数医多种性原因 医二氏性 医二氏性	The second of the second		
	经经营等 化二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十二十		The state of the state of
			52
Section of the sectio			1.54
Samuel Stranger or with the Stranger St	41.05 BELL		
A CALL OF THE PARTY OF THE PART	with the second of the second		
Salara Miller Com Committee of Land Committee Com Committee Commit	Carried Control of	والمراكبة العراض والمراكبة المحاضرة	
and and the first the second of a second of the second of	開発的 17、近日日 1974年	they are in the world for the grant	
the first district the Committee and the Committee of the	German Carrent States of	the fill the country of the	J
	就是我们,这个一种生活的国	A CONTRACT SACRAGE	10.00
and the contract of the second	AC ACLUSION AND ACCOUNTS AND AC	The Later of the Control of the Cont	
the second secon	THE WAR WAS		




MOTOROLA Semiconductor Products Inc.


BOX 20912 . PHOENIX, ARIZONA 85036 . A SUBSIDIARY OF MOTOROLA INC.

ISSUE A

MC660



This device consists of two expandable 4-input NAND gates with active output pullup.



BEST COPY

ELECTRICAL CHARACTERISTICS Test procedures are shown for one gate only. The other gate is tested in the same


manner.

		TEST	CURI	RENT/V	/OLTA	GE VA	LUES	(All Te	mpera	tures)	
	n	Α					Volts				
	lot	Іон	VIL	V _{IH}	Ve	V _R	Vx	VCEX	Vcc	VCCL	VCCH
1	12.0	-0.03	6. 50	8. 50	1.5	16.0	7.20	16.0	15.0	14.0	16,0
7	TE	CT OLLO	DENT	/1/O1 T	~= -						

				1	MC660	Test Li	mits			TE	ST CUR	RENT	/VOLTA	GE A	PPLIE	то	PINS L	ISTÉD	BELO	W:	
		Pin Under	-3	0°C	+2	5°C	+7	'5°C	1										T		•
Characteristic	Symbol		Min	Max	Min	Max	Min	Max	Unit	loL	I _{OH}	VIL	V _{IH}	VF	V _R	Vx	VCEX	Vcc	VCCL	$^{\prime}$ \mathbf{v}_{CCH}	Gnd
Output Voltage	VOL	6	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	1, 2, 4, 5	-	-	-	-	-	14		ï
	V _{OH}	6	-	-	12.5	-	12.5	-		-	6	1 2	-	-	-	-	-	2, 4, 5		: -	
•		i :	-	-		-		-		-		4	-	-	-	-	-	1, 4, 5 1, 2, 5		-	
		•	-	-	•	-	٠	-		-		5	-	-	-	3	-	1, 2, 4			•
Short-Circuit Current	I _{SC}	6	-	-	-6.5	-15.0	-6.5	-15.0	mAdc	-	-		-	-	-		-	-	-	14	1, 6, 7
Reverse Current	^I R	1 2	-	-	:	2.0	-	2.0	µ Ade	-	-	:	-	-	1 2	-	:	-	14	: :	2, 3, 4, 5, 7
•		- 1 5	-	-	-		-			-	-	-	-	-	4 5	-	-	-	,	-	1, 2, 3, 5, 1
Output Leakage Current	I _{C EX}	6	-	-	-	100	-	100	;: Adc	-	-	-	-	-	-	-	6, 14	-	-	•	17
Forward Current	I _F	1 2	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	-	1 2	2, 4, 5 1, 4, 5		-	:	-	14	. 7
		4 5	-	-	:	•	-		•			-	-	4 5	1, 2, 5 1, 2, 4	:	-	-	-	•	, T
Power Drain Current	l _{CC} L	14	-	-	-	3.0	-	-	mAdc	-	-	-	-	-	-	-	-	-	-	14	1, 2, 4, 5, 7
(Total Device)	Iссн	14	-	-	-	10	-	-	mAdc	-	-	-	•	-	-	-	-	-		14	7
Switching Times										Pulse In	Puise Out			:					İ		
	t 1-6-	6 6	-	-	-	200 100	-	-	ns ns	1 1	6 6	-	-	-	:	-	-	14 14	-	-	<u> </u>

Pins not listed are left open.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




See General Information section for packaging.




MC661

ISSUE A



This device consists of two expandable 4-input NAND gates with passive output pullup.



Positive Logic $6 = 1 \cdot 2 \cdot 4 \cdot 5 \cdot [3]$

Input Loading Factor = 1 Output Loading Factor = 10

Propagation Delay Time = 125 ns typ Typical Total Power Dissipation Inputs High = 88 mW typ/pkg Input Low = 26 mW typ/pkg

ELECTRICAL CHARACTERISTICS


Test procedures are shown for one gate only. The other gate is tested in the same manner


m	A					Volts				
loL	Іон	VIL	VIH	٧ _۶	V _R	Vx	V _{CEX}	Vcc	V _{CCL}	Vcc
12.0	-0.03	650	8. 50	1.5	16.0	7.20	16.0	15.0	14.0	16.0

				٨	AC661	Test Lin	nits			TE	ST CUF	REN	T/VOLTA	GE	APPLIE	OT C	PINS I	LISTED	BELO	W:	-
		Pin Under	-3	30°C	+2	5°C	+7	5°C										Т	,		
Characteristic	Symbol	Test		Max	Min	Max	Min	Max	Unit	lou	IOH	VIL	VIH	V۶	V _R	Vx	VCEX	Vcc	VCCL	VCCH	Gnd
Output Voltage	LOL	6	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	1, 2, 4, 5	-	-	-	-		14	-	7
	VOH	6		-	12.5	-	12.5			-	6	1 2	-	-	-	-	-	2. 4. 5		-	
		,	-	-	·	-		-] :		4	-	-	-	-	-	1. 4. 5 1. 2. 5 1. 2. 4			
		: •		<u> </u>	•	<u> </u>	7	<u> </u>		<u> </u>		<u> </u>	-	-	-	3	-	1	•		•
Short-Circuit Current	I _{SC}	6	-	-	-0.6	-1.5	-0.6	-1.5	mAdc	-	-		-	-			-	-		14	1.5.7
Reverse Current	1 _R	: 1 · 2	-	-	-	2.0	-	2.0	, Adc	-		-	-	-	1 2	:		-	. 14	•	2.3.4.5.7
		5	! -	-	-	•	-	•	•	-	-	-	-	-	4 5	-	-	: [•	-	1, 2, 3, 7, 7
Output Leakage Current	CEX	6	-	-	-	100	-	100	.: Adc	-	-	-	-	-	-	-	6.14		•		1.7
Forward Current	l _F	1 2	-		-	-1.20	-	-1.20	mAdc	-	-	-	-		2, 4. 5	-	-	: -	-	14	7
		1 5	-	-	-	, •	-	•			-	-	-	4	1, 2, 5	-	:			•	•
Power Drain Current	^I CC L	14	-	-	-	3.0	-	-	mAdc	-	-	-	-	-	-	-	-	-	 .	1;	1, 2, 4, 1, 7 7, 10, 12, 1,
(Total Device)	^l cch	14	-	-	-	10	-	-	mAdc	-	-	-	-	-	-	-	-	-		ł ÷	7, 19, 12, 1,
Switching Times										Pulse In	Pulse Out							1		-	
	1-6-	6 6	:	-	-	250 100	-	-	ns ns	1	6 6	-	-	-	-	-	-	14	-		

Pms not listed are left open.


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS






MC662

ISSUE A



This device consists of two expandable 4-input NAND line drivers with active output pullup. This device allows fan-out to 30 MHTL gates and drives large capacitive loads.



ELECTRICAL CHARACTERISTICS


Test procedures are shown for one driver only. The other driver is tested in the same manner.

	TEST	CURR	ENT/VO	LTAG	E VALU	ES (Al	Tempe	ratures	s)					
m	Α		Volts											
lou	Гон	VIL	VIH	V _F	V _R	٧x	V _{CEX}	۷ _{cc}	Vccı	V _{CCH}				
36.0	-0.09	6. 50	8. 50	1.5	16.0	7.20	16.0	15.0	14.0	16.0				

			-							1 30.0	-0.03	10.00	0.30	1.3	16.0	1.20	10.0	15.0	14.0	16.0	•
	1	Pin					Limits				TEST CI	IRREA	T VOLT	AGE /	DDITED	TO D	INC H	TED DE	LOW	<u> </u>	<u>-</u>
		Under	_ =	30°C	+2	5°C	+7	′5°C		<u> </u>	1231 CC	INNE	T VOL	406 /	AFFLIED	10 6	IND FID	ILD BE	LOW:		_
Characteristic	Symbol	Test	Min	1	Min	Max	Min	Max	Unit	lor	Он	VIL	V _{IH}	٧ _F	V _R	٧x	VCEX	V _{cc}	Vccr	V _{CCH}	Gnd
Output Voltage	Lor	ti	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	1, 2, 4, 5	-	-	-	-	-	14	-	7
·	V, OH	ΰ	-	-	12.5	-	12.5	-		-	6	1	-	-		-	_	2, 4, 5	14		
	İ			:		[-		-		2	-	-	-	-	-	1, 4, 5		-	
			-	-		1 -] ['	:		5	1 -	-	-	-	-	1.2.5		-	
			-	-	•	-	•		•	-		-	-]]	-	3	:	1.2,4	•		. •
Short-Circut Current	^I sc	Б	-	-	-10.0	-25.0	-10.0	-25.0	mAdc	-	-	-	-	-	-	-	-	-	-	14	1, 6, 7
Reverse Current	I _R	1 2 4	-	-	-	2.0	-	2.0	Adc بہ	-	-	-	-	-	1 2	-	-	-	14	-	2, 3, 4, 5, 7 1, 3, 4, 5, 7
		5	-		-	•	-	•		-	-	-	:	-	5	-	-	-	,	-	1, 2, 4, 5, 7 $1, 2, 3, 4, 7$
Output Leakage . Current	CEX	б	-		-	100	-	100	Adc	-	-	-	-	-	-	-	6.14	-	-		1, 7
Forward Current	i _F	1 2	-	-	-	-1.20	-	-1.20	mAdc	-	-	-	 -	1	2, 4, 5	-	-	-	-	14	: ;
		1	-] []	-		-		!	-	-	-	-	2	1, 4, 5	-	-	-	- :		
		5		-	-	,	-	•		:	-	-	-	- 1 -5	1, 2, 5	-	-	-	-		
Power Drain Current	I _{CCL}	14	-	- 1	-	4.0	-	-	mAde	-	-		-	-	-	-	-	-	-	14	1, 2, 4, 5, 7,
(Total Device)	i _{ссн}	14	-	.	-	17	-	-	mAde	-	_			-	_		_	_	-	14	9, 10, 12, 13
Switching Times										Pulse	Pulse Out										:
	t 1-6- t 1-6-	6 6	-	-	-	250 100	-	-	ns ns	1 1	6	:	-	-	-	-	-	14 14	-	- -	: :

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



See General Information section for packaging.


APPLICATIONS INFORMATION

The fact that the MC663 may be used as either a synchronous (clocked) flip-flop or in the dynamic J-K mode lends a great deal of versatility to the device. Typical applications — as well as a description of operating principles — may be found in Application Note AN-414.

The high degree of noise immunity inherent in MHTL allows the use of diode "AND" gating if desired with very little loss in performance. A discrete 30 k Ω pull-up resistor

is recommended to charge the capacitance associated with the input and insure "one" state noise immunity. (The resistor adds 0.4 loads to the input loading factor.) The Gray-Code counter circuit below illustrates this technique. The discrete components in this counter may be replaced by three 2-input NAND gates, one 3-input NAND gate, and four inverters if desired.


DECIMAL GRAY CODE COUNTER



7.75 m


45.70 e-

Two J-K flip-flops in a single package. Each flip-flop has a direct reset input in addition to the clocked inputs.



Input Loading Factor: Ap Input = 2 C.Input = 1.5 - Other Inputs = 1. Output Loading Factor = 9 Tog = 30 MHz typ Total Power Plasipation = 200 mW typ

CIRCUIT SCHEMATIC (1/2 OF CIRCUIT SHOWN)



See General Information section for packaging.


TRUTH TABLE

		1	n				t _{n+1}		
	Jn	Kn	ē _n	R̄D	J _{n+1}	K _{n+1}	$\overline{C_{n+1}}$	Řο	Q _{n+1}
See	0	0	Χ.	1	Х	х	×	1	an
Note		0	1	1	1	0	0	1	1
e	0	1	1	1	0	1	0	1	0
<u> </u>	<u>'</u>	1	1	1	_ 1	1	0	1	ān
See	×	×	0	1	×	×	0	1	an
Note	1	X	1	1	0	Kn	1	1	1
	×	1	1	1	Jn	a`	1	1	ò
	1	1	_1	_1	0	o l	1	1	<u>a</u> "
See Note g	×	×	×	1	×	×	×	0	0

- a. t_n refers to the time period immediately prior to an input transition. t_{n+1} applies to the time period after the transition.
- b. J_n , K_n , etc., denotes the state of the input during the time period t_n; J_{n+1}, K_{n+1}, etc., denotes the state of the input during the time period t_{n+1} .
- c. Q_{n+1} denotes the state achieved by the output during the time period tn+1.
- d. A "0" at an input terminal denotes low state (-1.0 V to 6.5 V), "1" denotes high state (8.5 V to 18 V). An "X" means that either a "0" or "1" may be applied.
- e. This portion of the truth table refers to synchronous (clocked) operation. Note that a "1" to "0" transition of the J or K input should not occur while the clock input (\vec{C}) is high.
- f. This portion of the truth table refers to dynamic J-K operation. Note that the clock input ($\overline{\mathbf{C}}$) must remain high for this mode of
- g. This portion of the truth table refers to asynchronous operation. Note that a low level on \overline{R}_D overrides all other inputs.
- h. Rise (or fall) time of inputs should be less than 200 nanoseconds measured between 6.5 and 8.5 volts.
- Inputs which are not used should be returned through a resistor (2 k Ω -20 k Ω) to V_{CC}.


ELECTRICAL CHARACTERISTICS


Unless otherwise noted, tests are shown for only one flip-flop. The other flip-flop is tested in the same manner.



												L			ofts				ı	
					•					loi	Юн	VIL	VIH	VF	VR	VCCL	VCCH	1		
	_									10.8	-0.027	6.50	8.50	1.5	16.0	14.0	16.0	1		
		Pin				MC663 T	est Limits		+]		TERT CIT	005070					1	i	
Characteristic	Symbol	Under		0°C		5°C		5°C				10	RRENT/V PINS LIS	TED BE	APPLIED	,				
Output Voltage		Test	Min	Max	Min	Mex	Min	Max	Unit	IOL	ІОН	VIL	VIH	VF	VB	VCCL	Vссн	CP.	СРь	Gnet
Corpor Voltage	VOL	6	_	1.5	-	1.5	-	1.5	Vdc	1	-	2	3,5	-	-	14	-	4	-	7
	1/2					1.5		1.5	Vdc	6	-	5	2,3	-	-	14	-	4	-	, 1
	VOH	,	_	-	12.5 12.5	-	12.5	-	Vdc	-	1	2,3	5	-	_	14	-	4		,
		6	_	_	12.5	-	12.5 12.5	1 :	Votc Votc	-	1 1	5	2,3	-	-	14	-	4	_	, i
Short Circuit	'sc	1			-6.5	-15	-6.5	-15		 -	6		3,5		- '	14	-	4	-	7
Reverse Current	IB.	2				2.0			mAdc			3,4			-	-	. 14	-	-	1,7
	31 B	3		-				2.0	μAdc	-		-	-	-	2	14	-	-	-	3,4,5,7
	21 B	- 4				6.0		6.0	μAdc	<u> </u>	-	-		-	3	2,4,5,14	-	-	_	7
			-	-		4.0		4.0	μAdc	_	-	-	-	-	4	14	-			2,3,5,7
Forward Current	¹R	5				2.0	-	2.0	μAdc		-	-	_	-	5	14	_			2,3,4,7
Forward Current	1F	2			-	-1.20	-	-1.20	mAdc	-	-	-	-	2	_		14			2,3,4.7
	21 F	3	_	-	L - 1	-2.40	-	-2.40	mAdc	-	-			3			14			
	1.51F	4	-	-	-	-1.80	-	-1.80	mAdc	-				-						2.4.5.7
	1E	5	-	-	-	-1.20		-1.20	mAdic					-5			2,5,14			
Power Drain Current	1CCL	14	_	_	_	16.7		-	mAdc					3			14		4	7
(Both Firp-Flops)	122	14											-	-	-	-	14	-	-	2,3,4,5,7,9,
	1cc+					16.7		-	mAdc	-	-	-	-	-	-		14			7

Pins not listed are left open.







TEST CURRENT/VOLTAGE VALUES (All Temp

 $t_r \le 200 \text{ ns}$ $t_f \le 200 \text{ ns}$ $W \ge 200 \text{ ns}$

- 273

TOGGLE MODE TEST CIRCUIT






Vog and ground connections to the devices are not shown.

SWITCHING CHARACTERISTICS

The State of the second



		-30°C	25	°C	+75°C	
Characteristic	Symbol	Тур	Min	Тур	Тур	Units
Propagation Delay	tR-Q-	55	_	60	65	ns
	tR-Q+	150	-	180	210	ns
	tC-Q+, tJ-Q+	150	_	180	210	ns
	tc- <u>a</u> -, tյ- <u>a</u> -	55	_	60	65	ns
	tC-Q-, tK-Q-	55	-	60	65	ns
	tC-Q+, tK-Q+	150	_	180	210	ns
Rise Time	tra, tra	35	_	36	40	ns
Fall Time	tfQ, tfQ	5.0	-	5.0	4.0	ns
Operating Frequency	f _{max}	4.0	2.0	4.0	3.0	MHz

REDUCED SUPPLY VOLTAGE CREMATION

It is sometimes desirable to operate MHTL at a power supply voltage of 12 volts rather than the specified 15 volts. Most MC663 duel the loop will operate with a 12 volt supply if output loading factors are reduced to 5. Noise margins will be reduced considerably, but will remain approximately 5 or 6 times better than 5 volt logic.

The supplementary electrical characteristic table listed below can be used to insure operation of the devices at 12 volt supplies. The table uses built-in guardbands to allow a high degree of probability that the devices will perform over the temperature range of 0° C to 75° C even if tests are only made at 25° C. (If tests are made at the temperature extremes, 10° L and 10° H should be reduced to 4.0° mAdc and 15° µAdc respectively, and 18° increased to 2° µAdc.)


This table does not represent guaranteed values, but rather a set of recommended tests to which the MC663 may be screened to insure operation at 12 Vdc.


TRICAL	CHARACT	ERISTICS
--------	---------	----------

otherwise noted, tests are shown for only one flip-flop. The other flip-flop is tested in the same manner.

sted in the same	manner.		Test	Limits		¹ OL 4.0	-0.012	V _{IL} 6.50	V _{IH} 8.50	V _F	V _R	V _{CCL}	VCCH 12.25			
		Pin Under	All Tempe			TE	ST CURRI	ENT/VOL	TAGE AP	LIED TO	PINS LIS	TED BEL	ow:		[
Characteristic	Symbol	Test	Min	Max	Unit	lOL	1он	VIL	VIH	VF	V _R	VCCL	Vccн	CP.	CPb	Gnd ·
Output Voltage	VOL	1 6	-	1.8 1.8	Vdc Vdc	1 6	-	2 5	3,5 2,3	-	-	14	-	. 4	-	7 7
	∨он	1 1 6	10.5 10.5 10.5	-	Vdc Vdc Vdc	-	1 1 6	2.3 5 2	5 2.3 3.5	- - -	- - -	14 14 14	-	4 4	-	7 7 7
Short-Circuit Current	¹sc	1	- 5.0	- 10.0	mAdc	_	-	3,4	-	_	_	 -	14		_	1,7
Reverse Current	IR ·	2		1.5	μAdc	-	_	-			2	14			_	3,4,5,7
	31 _R	3	-	4.5	μAdc						3	2,4,5,14				3.4.5.7
	21 A	4	-	3.0	μAdc		_		-	_	4	14		~		2,3,5,7
	ĪR.	5	-	1.5	μAdc	-	-	-	_		5	14				2,3,4,7
Forward Current	Ι¢	2	-0.55	-0.80	mAdc	-	-	-	-	2	-	_	14		4	7
• '	21 _F	3	-1.10	- 1.60	mAdc	_		-	-	3		- 1	14			2,4,5,7
	1.51 _F .	4	- 0.80	-1.20	mAdc	-		_	_	4	_		2.5,14			7
	İF	5	-0.55	- 0.80	mAdc	-	-	-	_	5			14		4	7
Power Drain Current	ICCL	14	-	12.0	mAdc	-		-	-			-	14	_		2,3,4,5,7,9,10,11,12
(Both Flip-Flops)	¹ссн	14	-	12.0	mAdc	-	-	-		-		-	14			7

TEST CURRENT/VOLTAGE VALUES (All Temperatures)





 $t_r \le 200 \text{ ns}$ $t_f \le 200 \text{ ns}$ $W \ge 200 \text{ ns}$

¹⁾ Best results obtained if T_A limited to 0°C to 75°C.


APPLICATIONS INFORMATION

The fact that the MC663/12663 may be used as either a synchronous (clocked) flip-flop or in the dynamic J-K mode lends a great deal of versatility to the device. Typical applications — as well as a description of operating principles — may be found in Application Note AN-414.

The high degree of noise immunity inherent in MHTL allows the use of diode ''AND'' gating if desired with very little loss in performance. A discrete 30 k Ω pull-up resistor


is recommended to charge the capacitance associated with the input and insure "one" state noise immunity. (The resistor adds 0.4 loads to the input loading factor.) The Gray-Code counter circuit below illustrates this technique. The discrete components in this counter may be replaced by three 2-input NAND gates, one 3-input NAND gate, and four inverters if desired.

DECIMAL GRAY CODE COUNTER



MC663 MC12663

ISSUE A




The MC663 and the MC12663 consist of two J-K flip-flops having direct reset inputs in addition to clocked inputs. The 15 volt V_{CC} device (MC663) and the extended 12-15 volt V_{CC} device (MC12663), are schematically indentical. The MC12663 meets the MC663 specifications in addition to the 12 volt specifications. Both are available in the 14 pin dual-in-line plastic package (suffix P) and the 14 pin dual-in-line ceramic package (suffix L). A full temperature version of the MC663 dual-in-line ceramic is also available (suffix tL). This device meets the -30 to +75 standard specifications at -55 to +125 respectively.

Input Loading Factor:

RD Input = 2
C Input = 1.5
Other Inputs = 1
Output Loading Factor = 9
fTog = 3.0 MHz typ
Total Power Dissipation = 200 mW typ

CIRCUIT SCHEMATIC (1/2 OF CIRCUIT SHOWN)



See General Information section for packaging.


TRUTH TABLE

			n				t _{n+1}		
	Jn	Κn	Ĉn	R̄D	J _{n+1}	K _{n+1}	C _{n+1}	RD	Q_{n+1}
See	0	0	Х	1	×	×	×	1	an
Note	1	0	1	1	1	0	0	1	1"
е	0	1	1	1	0	1	0	1	0
	1	1	1	1	1	1	0	1	ā _n
See	×	×	0	1	×	×	0	1	an
Note	1	×	1	1	0	K _n	1	1	1
f	×	1	1	1	Jn	0	1	1	0
	1	1	1	1	0	0	1	1	₫n
See Note g	×	×	×	1	×	×	×	0	0

- a. t_n refers to the time period immediately prior to an input transition. t_{n+1} applies to the time period after the transition.
- b. J_n , K_n , etc., denotes the state of the input during the time period t_n , J_{n+1} , K_{n+1} , etc., denotes the state of the input during the time period t_{n+1} .
- c. Ω_{n+1} denotes the state achieved by the output during the time period $t_{n+1}^{-},\,$
- d. A "0" at an input terminal denotes low state (-1.0 V to 6.5 V), "1" denotes high state (8.5 V to 18 V). An "X" means that either a "0" or "1" may be applied.
- e. This portion of the truth table refers to synchronous (clocked) operation. Note that a "1" to "0" transition of the J or K input should not occur while the clock input (C) is high.
- f. This portion of the truth table refers to dynamic J-K operation. Note that the clock input (C) must remain high for this mode of operation.
- g. This portion of the truth table refers to asynchronous operation. Note that a low level on $\vec{\mathsf{R}}_{\mathsf{D}}$ overrides all other inputs.
- h. Rise (or fall) time of inputs should be less than 200 nanoseconds measured between 6.5 and 8.5 volts.
- Inputs which are not used should be returned through a resistor (2 k Ω 20 k Ω) to VCC.


ELECTRICAL CHARACTERISTICS


ss otherwise noted, tests are shown for one flip-flop. The other flip-flop is tested in the same manner.



															UILS			1	1	!
										10L	-0.027	VIL	VIH	VF	VR	VCCL	VCCH			
						MC663.T	est Limits			10.8	+0.027	6 50	8.50	1.5	16.0	14.0	16.0	7		
Characteristic	Symbol	Pin Under Test	-3 Min	Max		25°C	+7	5°C		<u></u>		TEST CU	RRENT/V PINS LIS	OLTAGE TED BE	APPLIEC	•]	İ	
Output Voltage	VOL	1 451		-	Min	Max	Min	Max	Unit	IOL	10н	VIL	VIH	VE	V _R	VCCL	Vccн	CP.	CPh	Gnd
Consor Conage	VOL	6	_	1.5	-	1.5	-	1.5	Vdc Vdc	1 6	-	2 5	3,5	-		14		4	Crb	7
	VOH	1	-	-	12.5	<u> </u>	12.5	 -	Vdc				2.3		-	14		4	-	7
		1 6	-	-	12.5 12.5	-	12.5	-	Vdc	-	;	2,3 5	2,3	-	-	14	-	4		7
Short Circuit	'sc	1		 - -	-6.5	-15	-6.5		Vdc	<u> </u>	6	2	3,5	-	-	14	-	4	-	1 ;
Reverse Current	1B	2		-		2.0	-6.5	-15 2.0	mAdc	-		3.4	-	-	-	-	14		-	1.7
	31 B	3			- -	6.0			μAdc	-	-	-	-	-	2	14	-	-	-	3,4,5,7
	21B	4		-		4.0		6.0	µAdc			_	-		3	2.4.5.14	-	-		7
	1B	5			- -	2.0	<u> </u>	4.0	μAdc			-	-	-	4	14		-	-	2,3,5,7
Forward Current	15	2			- -	-1.20	<u> </u>	2.0	μAdc	<u> </u>			-	-	5	14	-		-	2,3,4,7
	21 €	3		-		-2.40	<u> </u>	-1.20	mAdc	<u> </u>		-	-	2	-	-	14	-	4	7
	1.51p	4			- -	-1.80		-2.40	mAdc		-	-	-	3	-	-	14	-	-	2,4,5
	1 _E	5						-1.80	mAdc			-	-	4	-	-	2,5,14			7
Power Drain Current	'CCL	14		<u> </u>		-1.20 16.7		-1.20	mAdc	-		-	-	5	-	-	14		4	7
(Both Frip-Flops)	ССН	14							mAdc	-	-	•	-		-	-	14			2,3.4,5,7,9, 10,11,12
	CCH				-	16.7		-	mAdc	-	-						14			

Pins not listed are left open







TEST CURRENT/VOLTAGE VALUES (All Temperatures)

 $t_r \le 200 \text{ ns}$ $t_f \le 200 \text{ ns}$ $W \ge 200 \text{ ns}$


TOGGLE MODE TEST CIRCUIT





VCC and ground connections to the devices are not shown. Frequency at TP_{out} must be % frequency at TP_{in}.

SWITCHING CHARACTERISTICS



		-30°C	25	5°C	+75°C	1
Characteristic	Symbol	Тур	Min	Тур	Тур	Units
Propagation Delay	tR-Q-	55	_	60	65	ns
	tR-Q+	150	_	180	210	ns
	tC-Q+, tJ-Q+	150	_	180	210	ns
	tc-ā-, tյ-ā-	55	_	60	65	ns
	tc-a-, tK-a-	55	_	60	65	ns
	^t C-Q+, ^t K-Q+	150		180	210	ns
Rise Time	tra, tra	35		36	40	ns
Fall Time	tfQ, tfQ	5.0	_	5.0	4.0	ns
Operating Frequency	fmax	4.0	2.0	4.0	3.0	MHz

MC12663 — EXTENDED 12-15 VOLT SUPPLY VOLTAGE OPERATION

Most MC663 devices are operable at a V_{CC} as low as 12 volts, there are times when it is necessary to guarantee the 12 volt V_{CC} Operation as well as certain maximum and minimum electrical characteristics. The MC12663 is guaranteed to meet both the standard MC663 electrical specifications and the 12 volt electrical characteristics.

ELECTRICAL CHARACTERISTICS - MC12663


Unless otherwise noted, tests are shown for only one flip-flop. The other flip-flop is tested in the same manner.


	mA.			Vo	lts	
loL	Іон	VIL	VIH	٧F	VR	Vcc
8.0	-0.016	6.50	8.50	1.5	12	12

		$\overline{}$				-		1			1	4	4	1 '	1
1		Pin Under	<u> </u>	Limits ≤+75°C 1		TEST	CURRENT	/VOLTAG	E APPLIE	D TO PIN	IS LISTEC) BELOW:	'		
Characteristic	Symbol	Test	Min	Max	Unit	lOL	ЮН	VIL	VIH	٧F	VR	Vcc .	СРа	CP _b	Gnd
Output Voltage	VOL	1 6	-	1.8 1.8	Vdc Vdc	1 6	-	2 5	3.5 2.3	-		14	4 4		7 ,
	Vоні	1 1 6	11.0 11.0 11.0	- - -	Vdc Vdc Vdc	- - -	1 1 6	2,3 5 2	5 2.3 2.3	- - -	-	14 14 14	4 4 4	-	7 7 7
Short Circuit Current	¹ CS	1	-4.5	-12	mAdc	-	-	3,4	-	-	-	14	-		1 7
Reverse Current	¹R	2	-	2.0	μAdic	-		-	-	-	2	14	-		3,4,5,7
ı	31 _R	3	-	6.0	μAdc	-	-	-	-	-	3	2,4,5,14	-		7
1	21 _R	4	-	4.0	μAdc	-	-	-	-	-	4	14			2.3,5,7
	¹R	5	-	2.0	μAdc	-	-	-	-	-	5	14	-		2 3,4.7
Forward Current	1F	2	-0.55	-1.0	mAdc	-	-	-	-	2	-	14	-	4	7
ı	21F	3	-1.10.	-2.0	mAdc	-	-		-	3	-	14	-	-	2,4.5
1	1.51 _F	4	-0.80	-1.5	mAdc	-	-	-	-	4	-	2.5,14	-		7
· .	1F	5	-0.55	-1.0	mAdc	-	-	-	-	5	-	14	-	4	7
Power Drain Current	ICCL	14	-	12.5	mAdc	-	-	-	-	-	-	14	-		2,3,4,5,7,9,10,11
(Both Flip-Flops)	1ссн	14	-	12.5	mAdc	-	-	-	-	T	-	14	-		7

Pins not listed are left open

Best results obtained if TA limited to 0°C to 75°C.






 $t_r \le 200 \text{ ns}$ $t_f \le 200 \text{ ns}$ $W \ge 200 \text{ ns}$

ISSUE A

A dc coupled R-S flip-flop operating on the master-slave principle. Information is entered in the master section while the clock pulse is high and is transferred to the slave when the clock goes negative.



Input Loading Factor: C Input = 3 Other inputs = 1 Output Loading Factor f_{Tog} = 3.0 MHz typ Total Power Dissipation = 160 mW typ/pkg

CLOCKED OPERATION

DIRECT INPUT OPERATION

ŘD	₹D	Q	ā	
_1	1	NC	NC	
1	0	1	0	
0	1	0	1.	
0	0	NA	NA	


Clock input (C) must be low. NC = No change NA = Not allowe

		tn		tn+1
S1	S ₂	R1	R ₂	a
0	X	0	X	Q,
0	X	X	0	Q,
X	0	0	X	ď
X	0	X	0	ď
0	X	1	1	0
X	0	1	1	0
1	1	0	X	1
1	1	X	0	1
1	1	1.	1	U

Direct inputs (RD, Sp) must be high.

- = state of input dr
- U = indeterminets state
- time period prior to negative transition of clock put
- Time period subsequent to negative transition of clock pulse
- se of Q output in time period to

CIRCUIT SCHEMATIC




See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

	TEST C	JRRENT	/ VOLTAGE	VALUES	(All Tempe	ratures)	
	mA			Volt	s		
lou	lon'	VIL	VIH	٧٤	V _R	VCCL	Vcch
9.6	-0.024	6.50	8.50	1.5	16.0	14.0	16.0

] 3.0	-0.024	0.00	8.50	1.5	16.0	1.14.0	16.0	1	i	1
	,	Pin			MC664 Test Limits			TE	ST CURE	PENT / V	OI TAGE APP		O PINS LISTE							
•		Under	-3	O°C	+:	25°C	+7	'5°C					OCIAGE AIT	LILU	O FINS LISTE	D BEL	UW:	į		• .
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lou	Іон	Vit.	ViH	V۶	Ve	VccL	VccH	CP.	CPs	Ground
Output Voltage	V _{OL}	6 6 6 9 ‡ 9		1.5		1.5		1.5	Vdc	6. 6 6 9 9	-	- 4 3 - 11 12	3, 4, 11, 12 3, 5, 11, 12 4, 5, 11, 12 3, 4, 11, 12 3, 4, 10, 12 3, 4, 10, 11			14	-	2 2 2 2	5 - 10	7 7 7
	Vон	6 9	-	-	12.5 12.5		12.5 12.5			-	6 9	-	5 . 10	-	-	14 14	-	-	-	2, 3, 4, 7, 10, 11, 12 2, 3, 4, 5, 7, 11, 12
Short-Circuit Current	I _{SC}	6 9	-	-	-6.5 -6.5		-6. 5 -6. 5		mAdc mAdc	-	-	2, 5 2, 10	10 5	-	-	-	14 14	-	-	6; 7, 9 6, 7, 9
Reverse Current	4 I _R 4 I _R	2§ 2† 3 4 5 10 11		-		8. 0 8. 0 2. 0		8.0	μAdc	-	-	-	5 10 - 2, 11, 12 2, 3, 4	-	2 2 3 4 5 10 11	14 14 14 14 14 14 14 14	-	-	-	3, 4, 7, 10, 11, 12 3, 4, 5, 7, 11, 12 2, 4, 7 2, 3, 7 7 7 2, 7, 12 2, 7, 11
Forward Current	31F 31F 1F	2 2 3 4 5 10 11 12				-3.60 -3.60 -1.20		-3.60 -3.60 -1.20	1	-	-		5 10 - - - - -	2 2 3 4 5 10 11	3, 4, 11, 12 3, 4, 11, 12 2, 4 2, 3 - - 2, 12 2, 11	-	14 14 14 14 14 14 14	-		7, 10 5, 7 7 7 7, 10, 11, 12 2, 3, 4, 5, 7 7
Power Drain Current	ICCH	14 14	- -	-	-	14. 5 14. 5	-		mAdc mAdc	-	-	-	-	-	-	-	14 14	-	-	2, 3, 4, 5, 7, 10, 11, 12

Pins not listed are left open.
*Apply momentary ground to pins 9 and 10 prior to clock pulse
‡Apply momentary ground to pins 5 and 6 prior to clock pulse
§Apply momentary ground to pin 9
†Apply momentary ground to pin 6




 $\mathbf{CP_b}$ - 200 ns -12.5 ∨ - 1.5 V

t_r≤1.0 µs (10% to 90%) t_f ≤1.0 μs (90% to 10%)

 $t_r \le 1.0 \ \mu s \ (10\% \ to \ 90\%)$ t_f≤1.0 µs (90% to 10%)


TOGGLE MODE TEST CIRCUIT






JANUARY 1971

This device is a triple unit capable of translating MHTL logic levels to MRTL. MDTL, or MTTL logic levels. This device is useful when using MHTL devices as peripheral circuitry for a high-speed, low-level logic system. Translation to MDTL and MTTL levels is obtained by applying 5.0 volts to terminal 13 and leaving pins 4, 9, and 12 open, while translation to MRTL is achieved by applying 3.6 volts to pins 4, 9, and 12. Pin 13 may be left open for use with MRTL. Expander nodes are available on two of the units. Utilizing the expander node, the MC665 may be used as a NAND gate with MHTL input levels and MRTL, MDTL, or MTTL output levels. The MC669 dual 4-input expander used with the expander node allows the translator to function as a multiple input NAND gate.






Positive Logic: 3 = 1 • [2] Negative Logic: 3 = 1 + [2] Input Loading Factor = 1 Output Loading Factor: MDTL MC830 series = 8 MTTL MC3000 series = 5.5 MRTL MC800P series = 5

Power Dissipation = 83 mW typ/pkg (DTL) 104 mW typ/pkg (ATL)

Propagation Delay Time: t+- = 30 ns typ t-+ = 40 ns typ

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MHTL, MRTL, MDTL, and MTTL are trademarks of Motorola Inc. See General Information section for packaging.



ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one translator.

1 2		}3	
6 5	1) 8)	
11	ſ.		0

					TES	T CUR	RENT	VOL:	TAGE	VALUE	S		 .	
@ Test	m	A							Volts					
Temperature	lor	loH	V _{IL}	VON	٧ _L	VR	V _x	V _{IH}	V _F	Vci	VCR	Vcc	Vccı	V _{CCH}
− 30 °C	12.0	-0.5	6.5	1.00	7.0	16.0	7. 2	8.5	1.5	5.0	3, 6	Ia, 0	14 0	16, 0
+25°C	12.0	-0.5	6, 5	0.88	7.0	16. 0	7. 2	8.5	1.5	5.0	3.6	15 0	14.0	16, 0
+75 C	12.0	-0.5	6.5	0. 79	7.0	16.0	7. 2	8.5	1.5	5.0	3, 6	15, 0	14. 0	16.0

	T	r	,						+15 C	12.0	-0.5	T 6.5	0.79	7.0	116.0	7.2	8.5	1.5	5.0	3.6	15, 0	14, 0	16.0	
• .		Pin		٨	AC665 T	est Lim	its					TES	T CUR	RENT	/ VOL1	AGE A	PPLIE	D TO	PINS I	ISTED BE	 LOW	•		
		Under		30°C	+2	5°C	+;	75°C			1	T			7	T	1	i	1	1	1	,		
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lor	Іон	V _{IL}	VON	٧	V _R	V _x	V _{IH}	VF	V _{ct}	V _{CR}	Vcc	Vcci	V_{CCH}	Gnd
Output Voltage	VOL	3	-	0. 4 0. 29	- :	0. 4 0. 26	· -	0, 5 0, 34	Vdc Vdc	3	-	-	-	-		-	1	-	13	4		14		7
	V _{OH}	3 3	3. 0 3. 0	-	3/1 3/1	-	3. 15 3. 15	-	Vdc Vdc		3 3	1 -			-	. 2			13			14		7
	VCEX	3	6. 75		6. 75		6. 75		Vdc					13			-		"			14	14	1.7
Short-Circuit Current	1 _{SC}	3 3	-1.75 -3.9	-3.25 -7.3	-1.75 -3.9	-3.25 -7.3	-1 75 -3.9	-3.25 -7.3	mAde mAde	-	, -				-				13	4,9,12			14 14.	1,3,6,7,11 1,3,6,7,11
Reverse Current	I _R	1	-	2.0		2. 0	-	2. υ	μ Ade	-		-	-	-	1	-	-		13		-		14	2,7
Output Current	l _{A5}	3	-3.00	-	-3.00		-2.85	-	mAdc	-	-	ì	3				-			4		14		7
Forward Current	I _F	1		-1. 2	-	-1. 2		-1.2	mAde	-		-		-	-	-	-	1	13			:		7
Power Drain Current	I _{CCL}	14	-	-		3.9	-	-	mAdc	-	-	-		-	-				13				14	1,6,7,11
(Total Device)	¹ ссн	14		-	-	9.5	-	-		-	-	٠.	-	-		-	-	-	13					7
	I _{CTH}	13	,	-	-	9.4	-			÷	-		-	-	4.	-		-	13					-
	I _{CRH}	4+9+12	-	-	-	20.7	-	-	·	-			-	-		-	-	-		4,9,12				
										Pulse In	Pulse Out													
Switching Times	1.1+3-	3	· -	-	, - _	100 150	7	-	ns 	1	3	-	-	-	.				13 13		14		-	7
	1-3, 1 1 _{1,3-} †		-	-	-	125		-					-	-	-	-			-	4		-		
	11-3+	•	-	-	-	175	-	-	→ .	v .	•		-	-	-	-	-	-	-	4	•		-	↓


^{*}To perform the test, see figure 1.


BEST COPY


[†]To perform the test, see figure 2. Pins not listed are left open.

ELECTRICAL CHARACTERISTICS ·

Test procedures are shown for only one translator.







@				TEST	CURREN	T/VO	LTAGE	VAL	UES			-
Test	ı	mA					Volt	s				
Temperature	lor	IOH	٧ _u	V _{ON}	V _{OFF}	٧x	V _{IH}	V _F	V _R	۷ _{cc}	V _{ccl}	V _{CCH}
− 30 °C	12.0	-0.03	1. 1	1. 20	0. 570	-	2.1	0	4.0	-	14.0	16.0
+25℃	12.0	-0. 03	1.1	0.880	0.500	1. 8	1.9	0	4.0	15.0	14.0	16.0
+75℃	12.0	-0. 03	0.9	0.855	0.450	-	1.8	0	4.0	-	14.0	16.0

		D:-		MC	666 T	est Lin	nits		1	1	TECT	CUDD	5 V. C. C. C. C. C. C. C. C. C. C. C. C. C.	0. 100	L	1 1.8		1 0	т	٠ـــــــــــــــــــــــــــــــــــــ	10.0	-
		Pin Under	-:	30°C		25°C		75°C	1		1521	CURR	ENT / VC	DLIAGE	APPL	IED TO	PINS	S LISTI	ED BEI	.0W :		
Characteristic	Symbol	Test	Min	Max	Min	γ			Unit	lor	Іон	VIL	VON	V _{OFF}	V _x	V _{IH}	V _F	V _R	Vcc	Vccr	V _{CCH}	Gnd
Output Voltage	V _{OL}	12 12	-	1.5	· -	1.5 1.5	-	1.5	Vde	12 12	-	2	-	13	-	-	-	-	-	14	-	7 7,13
	V _{OH}	12 12	12. 5 12. 5	-	12. 5 12. 5	-	12. 5 12. 5	-		-	12 12	2	13	13	-	2 -	-	-	-		-	7 7
Short-Circuit Current	^I sc	12	-6. 5	-15.0	-6.5	- 15. 0	-6.5	-15.0	mAde	-	-	-		-	-	2	-	-	-	-	14	7,12,13
Reverse Current	IR	2	-	5. 0	-	5. 0	-	10.0	μAde	-	-	-	-	-		-	-	2	-	14	-	7,13
Output Leakage Current	I _{CEX}	12	-	100	-	100	-	100	μAdc	-	-	-	-	-		2	-	-	-	-	12,14	7,13
Forward Current	I _F	2	-	-1.5	-	-1, 4	-	-1.33	mAde	-	-	-	-	-	-	-	2	-	-	-	14	7,13
Input Current	I _{in}	13	-	150	-	150	-	150	μ Adc .	-	-	-	13		-	-	-	2	-	-	14	7
Power Drain Current	ICCL	14	,	-		12. 4	-	-	nı A dc	-	-	-	-	-	-	-	-	-	-	-	14	2,4,5,7,8,10,13
(Total Device)	¹ ссн	14	-	-	-	8.0	-	-	m Adc	-	-	-	4,10,13	-	-	-	-	-	-	-	14	7
										Pulse	Pulse											
Switching Times	1.	2,12	_	_	_	200	_	'		ln o	Out										j	
Switching Times	t ₂₊₁₂₊	2,12	-	-	-	100	-	-	ns 	2	, 12	-	_ `	13 13	-	-	-	-	14	-	-	7
	t 13+12+ t 13-12-	12,13 12,13	-	-	-	200 100	-	-		13 13		2 2	-	-	-	-	-	-		-	-	

Pins not listed are left open.







ISSUE A


MC666

This device is a triple unit that translates MRTL, MDTL, and MTTL logic signals to MHTL logic levels. Each unit is divided into two sections, one capable of handling MRTL signals and the other operating from MDTL and MTTL signals. The second section also has an expander node available which, in addition to the normal expander function, allows the usage of high voltage diodes to translate from high voltage circuits. The input associated with the unused section should be grounded for proper operation of the active section.






SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



MHTL, MTTL, MRTL, and MDTL are trademarks of Motorola Inc. See General Information section for packaging.

NOVEMBER 1970



Input Loading Factor = 1 Output Loading Factor = 10 Total Power Dissipation = 240 mW typ


An internal timing resistor is provided at pin 4(10).

An external timing resistor may be connected between $V_{\hbox{\scriptsize CC}}$ and pin 3(11) instead of using pin 4(10).

A timing capacitor is connected between pins 3(11) and 5(9). (See circuit schematic.)

The MC667 is a dual monostable multivibrator whose output pulse width is independent of input pulse width. The device is triggered on the rising edge of a pulse to the toggle input, and the output pulse width is determined by the R-C timing network. Circuit operation is described on Page 7 of Application Note 467.


Each multivibrator in the package has both true logic "1" and complement logic "0" outputs available. A positive-going pulse is available at the logic "1" output, and the inverted pulse is available at the logic "0" output. Outputs utilize active pullup circuits to minimize output impedance.



See General Information section for packaging

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one monostable multivibrator. The other monostable multivibrator is tested in the same manner.



	TEST	r curr	ENT / V	OLTAGE	VALL	IES (A	l Tem	peratu	res)	
	mA					Volts				
lor	l _{OH}	l _{in}	VIL	VIH	V _F	V _R	V _{RX}	V _{cc}	V _{ccl}	V _{CCH}
12.0	-0.03	0. 2	6.50	8.50	1.5	16.0	-13	15.0	14.0	16.0

		Pin			MC6	57 Test	Limits				TEST CL	IRRENT	/ VOI	TAGE A	DDI IED	TO D	INC 110	TED D	ELOW		1
		Under	;	30°C	+2	25°C	+	75°C		1	T	1	7 101	TAUL A	1 1111		1143 [13	ם שזוים	ELOW	: 	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lou	Іон	l _{in}	Vιι	V _{IH}	V _F	V _R	VRX	V_{cc}	Vccı	V _{CCH}	Gnd
Output Voltage	v _{OL}	2 5†	-	1.5 2.8	-	1.5 2.8	-	1.5 2.8	Vdc	2 -	-	3 3	-	- 1	-	-	-	-	14	-	7 7
		5† 6	-	2. 1 1. 5	-	2. 1 1. 5	-	2. 1 1. 5		6	-	-	1] -	- -	-	-	-		<u>-</u>	1,3,7 3,7
	V _{ОН}	2 5* 6	12.5 12.8 12.5	-	12.5 12.8 12.5	- - -	12.5 12.8 12.5	-		-	2 - 6	- - 3	1	-	-	-	-	-		-	1,3,7 7
Short-Circuit Current	I _{SC}	2 4 5* 6	-6.5 -0.64 -19 -6.5	-15 -1.07 -40 -15	-6. 5 -0. 64 -19 -6. 5	-15 -1.07 -40 -15	-6.5 -0.64 -19 -6.5	-15 -1.07 -40 -15	mAdc	- - -		- - -	-	-	-	- -	- - -	-	- - -	14	1,7 2,3,7 4,7 1,5,7
Reverse Current	I _{R1}	1 3	-	2.0	-	2.0	-	2.0	μ Ad c μ A dc	-	-	- -	- - -	- -	-	1 -	- - 3	-	-	14	6,7 7 7
Output Leakage Current	ICEX	2 6*	-	100 100	-	100 100	- -	100 100	μ Adç μ Adc	-	-	-	-	-	-	-	-	-	-	2,14 6,14	3,7
Forward Current	I _F	1	-	1.2	-	1.2	-	1.2	mAdc	-	-	-	-	-	1	-		-		14	7
Power Drain Current	ICCL	14	-	-		17.5	-	-	mAdc	-	-	-	-	-	-	-	-	-	-	14	1,3,7,11,13
(Both Units)	1 _{ССН}	14* 1	-	-	-	23	-		mAdc	-	-	-	-	-	-	-	-	-	-	1,13,14	7
Switching Times										Pulse In	Pulse Out										
owitening Times	1+2+	6	-	-	-	275	-		ns	1	2	-	-	-	-	-		14	-	-	7
D:	1+6-	0				75		· <u>-</u>	ns	1	6	-	-	-	-	-	-	14	-	-	7


Pins not listed are left open.


^{*}Pin 4 connected to pin 3

[†]Pin 4 connected to pin 5

[‡]Pin 11 connected to pin 10

SWITCHING TIME TEST CIRCUIT, WAVEFORMS AND DEFINITIONS





Pulse Width: $PW''_1'' \approx 0.7 R_T C_T - 125 \times 10^{-9}$ R_T in ohms $PW''_0'' \approx 0.7 R_T C_T + 125 \times 10^{-9}$ C_T in farads

CT and RT are timing resistor and capacitor.

Recovery Time: t_R = 3 C_T x 10³

tp in seconds

Duty Cycle: DC≈ PW x (100)

R_T x (100)

R_T in ohms


External Timing Resistor: 5.0 k $\Omega \le R_{\rm ext} \le 56$ k Ω

APPLICATION INFORMATION


Circuit Operation

- 1. Any value of external capacitor (C_{ext}) may be used for the timing circuit. If an external resistor is used (20 k Ω internal is provided), 5.0 k $\Omega \leq R_{ext} \leq 56$ k Ω .
- The generated pulse width (PW) is calculated as follows:


$$PW''1'' \approx 0.7 R_T C_T - 125 \times 10^{-9}$$
 R_T in ohms $PW''0'' \approx 0.7 R_T C_T + 125 \times 10^{-9}$ C_T in farads




3. Input pulse width may be as narrow as 100 ns.




4. Sufficient recovery time must be allowed between input and output pulses. Recovery time is that period of time which the multivibrator requires for the capacitor to reach its quiescent state after triggering. Recovery time begins after the end of the output pulse or the return of the input to the zero state, depending upon which occurs later.




5. Although the toggle input displays the 5.0 volt noise margins of MHTL, the MC667 is susceptible to negative-going noise on the R-C timing network. False triggering may be caused by a negative-going spike of 1.5 volts or greater. VCC should be bypassed at the package by a capacitor if false triggering occurs. Also, a capacitor equal to CT connected from pin 3 (pin 11 for second multivibrator) to ground will improve noise immunity. The output pulse width will not be significantly affected.




- 6. If the output pulse width is approximately 0.25 ms or greater, the logic "1" output fall time will be greater than 1.0 μs. If the logic "1" output is used to clock a flip-flop, this long fall time may cause improper toggling due to noise or oscillation on the clock line. Several solutions to this problem are shown.
 - A. Use of the logic "0" output inverted. Rise and fall times of the logic "0" output are typically less than $0.5 \mu s$.



B. Let the output of the MC667 drive 1/2 MC675 pulse stretcher. The pulse stretcher extends the pulse width beyond the oscillation and gives a sharp fall time to the pulse. A typical value of Cext (for the pulse stretcher) is 50 pF.




C. Let the output of the MC667 drive two active pullup inverters (MC680) or gates connected as a Schmitt Trigger. The trigger goes from the high to the low state at a threshold of approximately 6.5 volts. The oscillation then appears at a voltage level above the threshold of the Schmitt Trigger. Also, the hysteresis action of the network helps prevent oscillation from retriggering the Schmitt Trigger and gives sharp rise and fall time at TPout.



Application Ideas


The configuration shown in Figure 1 is a gated astable multivibrator. Pulse widths may be varied by changing time constants "t1" and "t2".

FIGURE 1 - GATED ASTABLE MULTIVIBRATOR



A sequential pulse train may be generated as shown in Figure 2. The timing diagram shows an approximate delay of 250 ns between pulses. Any pulse width in the train must be of sufficient length to allow proper recovery time of the multivibrator following that pulse.

FIGURE 2 - GENERATION OF A SEQUENTIAL PULSE TRAIN



TYPICAL CHARACTERISTICS

FIGURE 3 – OUTPUT PULSE WIDTH

Versus CAPACITANCE

100

V_{CC} = 15 V

T_A = 25°C

R = 50 kΩ

20 kΩ

20 kΩ

1.0

0.01

0.001


0.001

0.001

0.01

1.0

C, CAPACITANCE (μF)



TYPICAL CHARACTERISTICS (continued)



tg, RECOVERY TIME (μs)

FIGURE 5 - RECOVERY TIME versus CAPACITANCE




FIGURE 6 - NORMALIZED RECOVERY TIME




FIGURE 7 – NORMALIZED OUTPUT PULSE versus SUPPLY VOLTAGE






FIGURE 8 — NORMALIZED OUTPUT PULSE versus TEMPERATURE






MOTOROLA Semiconductor Products Inc.

MARCH 196



This device consists of four 2-input NAND gates with passive output pullup.



Positive Logic: $3 = 1 \cdot 2$

Input Loading Factor = 1
Output Loading Factor = 10
Propagation Delay Time = 125 ns typ
Typical Total Power Dissipation
Inputs High = 176 mW typ/pkg
Input Low = 52 mW typ/pkg

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in the same manner.


n	1A				Vo	ts			
lou	I _{OH}	۷٫٫	V _{iH}	٧ _۴	V _R	V _{CEX}	V _{cc}	V _{CC} L	V _{CCH}
12.0	-0.03	5. 50	5. 50	1.5	(6.9	16. 9	15 1	;; .	٠.


	Pin	Pin			MC6	68 Tes	t Limits				TEST CI	IRREN1	VOLTA	AGE APE	DIED T	O PINS L	ISTED	REI OW.		
		Under	-3	30°C	+2	25 C	+;	75°C		}	, , , , , , ,		70017	- CLAII		0 1 1113 [13160			
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lou	. I _{OH}	V _{IL}	V _{IH}	٧, .	Vę	V_{CEX}	v_{cc}	Vcci	V_{CCH}	Gnd
Онграк Македо	VOL	3		1.3		1.5		1. 5	Vac	. 3			1.2					11		
	Уон	} 3			12.5		12.5 12.5		. •		3 3	1 2					2	14		•
Short-simour Varesht	^L sc	3		-	-13 -5	-1 3) ij	-1.5	mAde	· ·					-	-			::	
Reverse Carrent	13	:	•	-		2.) 2.)		2.0	. Ade . Ade				:		; 2	:		1 +	:	
Ourput Examaça Cappan	PEX	3	-	-		100		100	. Adc		•			-		1.14				
Forward Justem	I _E	!	-			-1.20 -1.20	:	-1. 20 -1. 20	mAde mAde	-	:	•	•	1 2	2	-	:	· .		
P wer brian Carrent	[CCL		. •	-	-	ö. 0		•	mAdc	-	-			•	-	-	-			
Esta Destam	t _{CCH}	74				20			n:Adc	-	•	•			-				· :• ·	
Swit hing Times										Pulse In	Pulse Out				•	•				
	1-3-	3	:	•		. 250 100	-	-	. ns	1	3	. :		-	-		14		÷	-

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS

Q Vcc






See General Information section for packaging.




MOTOROLA Semiconductor Products Inc.

BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC

ISSUE A



This device consists of four 2-input NAND gates with passive output pullup.



Positive Logic: 3 = 1 · 2


TEST CURRENT/VOLTAGE VALUES (All Temperatures)

Input Loading Factor = 1
Output Loading Factor = 10
Propagation Delay Time = 126 ns typ
Typical Total Power Dissipation
Inputs High = 176 mW typ/pkg
Input Low = 52 mW typ/pkg

										n	ıA				Vo	lts				
										lot	Іон	V _{IL}	V _{IH}	V _F	V _R	VCEX	V _{cc}	V _{ccι}	V _{CCH}	
										12.0	-0.03	6.50	8. 50	1.5	16.0	16.0	15.0	14.0	16.0	
		Pin			MC6	68 Test	Limits				TEST CI	IRRENT	/VOLT	AGE API	PLIED TO	D PINS (ISTED I	RELOW.		
]	Under	-3	3°C	+:	25°C	+	75°C		<u> </u>		T		10271	1	1 .				
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lor	loh	VIL	VIH	V _F	V _R	VCEX	۷ _{cc}	V _{ccι}	V _{CCH}	Gnd
Output Voltage	VOL	3		1.5	-	1.5	-	1.5	Vdc	3	-	-	1.2	-	-	-	-	14		7
	Vон	3 3	-	-	12.5 12.5	-	12.5 12.5	-	i	-	3	1 2	-	-	-	-	2	14 14		,
Short-Circuit Current	^I sc	3	-	-	-0.6	-1.5	-0.6	-1.5	mAdc	-	-	- ,	-	-	-	-	-		14	1.3.7
Reverse Current	I _R .	1 2	-	-	-	2.0	-	2. 0 2. 0	μAdc μAdc	-	-	:	-	-	1 2	-	-	14 14	-	2.7
Output Leakage Current	CEX	3	-	-	-	100	-	100	μAdc	-	-	-	-	-	-	3,14	-	•	-	1.7
Forward Current	I _F	1 2	-	-		-1. 20 -1. 20	-	-1.20 -1.20	mAde mAde	-	-	-	-	1 2	2	:	-	-	14	1-1-
Power Drain Current	I _{CCL}	14	-	-	•	6.0	-	-	mAdc		-	-	-	-	-	-	-	-	14	1, 2, 4, 5, 7, 9, 10, 12, 13
(Total Device)	I _{CCH}	- 14	•	-	-	20		-	mAdc	-	•	•		-	-			-	14	7
Switching Times							÷.			Pulse in	Pulse Out									
	t1-3+ t1-3-	3 3	-	-	-	250 100	-	-	ns ns	1 1	3	-	-	- -	-	-	14 14	-	-	7

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




See General Information section for packaging.




MOTOROLA Semiconductor Products Inc.

BOX 20912 • PHOENIX ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC



See General Information section for packaging.

This device consists of two independent high voltage diode networks with characteristics matched to the input of the gate and buffer elements in the MHTL logic family. Its use increases the fan-in capability of other MHTL devices to a maximum of 20 while having negligible effect on their performance.



Positive Logic: $4 = 2 \cdot 3 \cdot 5 \cdot 6$

Input Loading Factor = 1

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one expander. The other expander is tested in the same manner.

	VOLTAGE VALUES peratures)									
mA Volts										
l _β	V _R									
1. 2 16. 0										
TECT CURRENT /	VOLTACE ADDITED									

											10.0	1 .
		Pin Under	-3	°C	·	Test 5°C		ts '5°C			OLTAGE APPLIED TED BELOW:	T
Characteristic	Symbol	1						, 	Unit	I _F	V _R	Gnd
Forward	V _F	4	-	1.1	-	1.0	-	0.9	Vdc	4	-	2.7
Voltage			- - -		-		- -					3.7 5.7 6.7
Reverse Current	I _R	2 3	-	2. 0	-	2.0	-	2.0	μ A dc	-	2 3	3, 5, 6, 7 2, 5, 6, 7
	·	5 6	-	•	- -		- -			- -	5	2.3.6.7 2.3.5.7
	2 I _R	4	-	. -	-	4.0	-	-		-	4	7


Pins not listed are left open



MOTOROLA Semiconductor Products Inc.

BOX 20912 • PHOENIX, ARIZONA H5036 • A SUBSIDIARY OF MOTOROLA INC

MARCH 1968



ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate. The other gates are tested in the same manner.

L	m	A					Volts			
	lou	I _{OH}	VIL	V _{tH}	V _F	V _R	V _{CEX}	٧ _{cc}	.V _{ccι}	V _{CCH}
	12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0	14.0	16.0

		Pin			MC6	70 Test	Limits			1	TEST CH	PDFNT	VOLTA	GE A	י ובח	TO DING	LICTER	DELOW		1
	ł	Under	-3	10°C	+2	25°C	+7	′5°C			1231 00	KKLITI	TOLIA	OL AI	FLIED	IU PINS	LISTEL	DELOW	:	_
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lor	Іон	VIL	V _{IH}	VF	V _R	VCEX	V _{cc}	V _{CCL}	V _{CCH}	Gnd
Output Voltage	VOL	б	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	3, 4, 5	-	-	-	-	14	-	-
	V _{.OH}	6	-	-	12.5	-	12.5	-		-	6	3	-	-		-	4.5	14	-	·
		٠	-	-	٠	-	•	-	•	:	•	5	-	:	<u>-</u> -	-	3, 5		-	,
Short-Circuit Current	I _{SC}	6	-	-	-0.6	-1.5	-0.6	-1.5	mAdc	•	-	-	-	-		-	-	<u> </u>	14	3. 6, 7
Reverse Current	. IR	3 4 5	-	-	-	2.0	-	2.0	Adc بر	-	-	-	:	-	3 4	-	-	14	•	4. 5. 7 3. 5. 7
Output Leakage	,	·		-		V		*	•		<u> </u>	-	<u> </u>	-	, 5	-		7	-	3, 4, 7
Current	¹CEX	, b	•	-	-	100	-	100	Adcی	-	-	-	-	•	: -	6, 14	-		•	3.7
Forward Corrent	^I F	3 4 5	-	-	-	-1.20	-	-1.20	mAdc	:	-	-	-	3	4, 5 3, 5	-	-	-	14	Ŧ
Power Drain					-				<u> </u>	-	- :	-		5	3,4		-	: -	7	
Current	CCL	14	-	-	-	4.5	-	-	mAdc	-	-	•	-	•	-	-	-	-	14	1, 2, 3, 4, 5, 7, 9, 10, 11, 13
(Total Device)	_г ссн	14	-	-	•	15	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	7
Switching Times									,	Pulse In	Pulse Out									
	t3-6+ t3-6-	6	-	-	-	250 100	- -	-	ns ns	3 3	6 6	-	-		- -	-	14	-	: -	: 7

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



See General Information section for packaging."




MOTOROLA Semiconductor Products Inc.

BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC.

MARCH 134

MC671

This device consists of three 3-input NAND gates with active output pullup.



Positive Logic: 6 - 3 • 4 • 5

Input Loading Factor = 1 Output Loading Factor = 10

Propagation Delay Time = 110 ns tyo Typical Total Power Dissipation Inputs High = 132 mW typ/pkg Input Low = 39 mW typ.pkg

BEST COPY

ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate. The other gates are tested in the same manner.


	TEST	CURRE	NT VO	LTAGE	VALU	ES (All T	empera	tures:	
m	Α					Volts			
lou	l _{OH}	٧٫٫	V _{IH}	٧ _۴	V _R	V _{CEX}	V _{cc}	Vccı	V _{SCH}
12. 3	-0.23	5 50	3 30	1.5	15.0	16.0	1 . 5	:	

		Pin			MC6	71 Test	Limits				TEST CL	PRENT	LVOLTA	GE AL	PRIED	TO PINS	LISTED	DELOW	,	
		Under	-	30,C	+:	25°C	+;	75°C		<u> </u>	1031 00		10212	- AI	1 1110	10 71113		DELON	' :	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lou	Гон	٧٫٫	VIH	VF	V _R	VCEX	Vcc	V _{CCI}	VCCH	Gna
Ontonio Victoria	Voi	, -	: -	1.5		1.5	- 1	1 1.3	Vac	'n		· ·	3, 4, 5					::	-	
	1.54	; n			12. 1	-	12. 5	-	V to	-	ń	,	-				4 3.	. ;		
			: -	1 :		i .			١,	:	,	4		-			1.			_
Shiller server	1 _{sc}	*1	! -	-	1.35	-15 0	-n i	-15	mAde	-		-	-				<u> </u>	·		•
Model Carlot	Τ,,	,)	: .		-	2 7		2 1)	Acto	-	1	<u> </u>		T .	: :		 		•	
		;		:			:			-	1		1:		+				•	•
палошт Гейкада «Гиррепт	LEX	; 6	 .		-	100	-	1:00	Aste	-	-		 			5,14		<u> </u>		
Elemant Carrell	i _e	1 4	:	:	-	-1 20	:	-1.20	mAde	-		-	:	?	4 5		1		• • • • • • • • • • • • • • • • • • • •	*
		5	<u> </u>	<u> </u>	-	•	٠,	•	•					3	3.4				•	•
Озмет Опац. Ситтем	iccu	14		-		4.5	-		mAac	-			-	-						
Dotal Device	ССН	1.4		1		15	· ·	·	mAdc			-	T	-	<u> </u>	<u> </u>			** .÷ *	
Switching Times										Pulse In	Pulse Out								***************************************	
	3-6-	5	j -	-	-	200		-	ns	3	3	-	-			-	14			
	3-5-	5	-	-	-	100	-	-	าร	3	5	-	-			-	1.4	1		

Pins not listed are left open.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS






See General Information section for packaging.




MOTOROLA Semiconductor Products Inc..

ISSUE A

MC671



This device consists of three 3-input NAND gates with active output pullup.



ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one gate. The other gates are tested in the same manner.

	TEST	CURR	NT/VO	LTAGE	VALU	ES (All T	empera	tures)	
n	Α					Volts			
lor	Тон	٧٫٫	V _{IH}	V _F	V _R	V _{CEX}	V _{cc}	Vccl	V _{CCH}
12.0	-0.03	6. 50	8.50	1.5	16.0	16.0	15.0	14.0	16 9

		Pin			MC6	71 Test	Limits				TEST CU	RRENT	I/VOLTA	GE A	PILED	TO PINS	LICTER	PELOW	1	
	1	Under	-	30°C	+2	25°C	+7	′5°C			1231 00	,	10017	- A		TO FINS	LISTEL	BELUW	:	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lou	Он	VIL	V _{IH}	V _F	VR	VCEX	Vcc	Vccı	V _{CCH}	Gnd
Output Voltage	VOL	6		1.5		1.5	-	1.5	Vide	6	-	-	3.4.5		_	-		14	-	7
	V OH	6	-		12.5	-	12.5		V de	-	6	3			-	_	4.5	14		·
			-	-		-		:		:	l	4 5	-	-	-		3.5			
Short-Circuit Current	I _{SC}	- 6	-	-	-6.5	-15.0	-6.5	-15.0	mAdc	-	-		-		-	-	3.4	-	14	3.6.7
Reverse Current	^I R	3 4 5	-	-	-	2.0		2.0	.: Adc	-	-	-	-	-	3	-	-	14	:	4.5.7 3.5.7
0			-	-	•		-			-	-	-	-	-	. 5	-		▼	-	3.4.7
Outout Leakage Current	CEX	6	•	-		100	-	100	:: Adc	-	-	-	-		-	6,14	-	-	-	-3,7
Forward Current	¹ F	3 4	-	:	-	-1. 20	:	-1.20	mAdc			-	:	3	4.5 3.5	-	-		14	-
		5	-		-	+	-	. ↓	•		·-	-]]	5	3.4	:	-			,
Power Drain Current	ICCL	14	-	-	•	4.5	-	•	m Ade	-	-	Ţ	-	-	-	-	-	-	14	1, 2, 3, 4, 5, 7, 9, 10, 11, 13
(Total Device)	I _{CCH}	14	-	-	•	15	-		mAde	-	-	•	-	-	-	-			14	7, 19, 11, 13
Switching Times										Pulse In	Pulse Out	-								,
	13-6-	6	-	-	-	200	-	-	ns	3	6	-	-		-	-	14	-	- :	7
	13-6-	6	-	-	-	100	-	-	n s	3	6		-	-	· _		14			-


Pins not listed are left open.

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




See General Information section for packaging.

ISSUE A



This device consists of four 2-input NAND gates with active output pullup.



Positive Logic: 3 = 1 • 2
Input Loading Factor = 1
Output Loading Factor = 10
Propagation Delay Time = 110 ns typ
Typical Total Power Dissipation
Inputs High = 176 mW typ/pkg
Input Low = 52 mW typ/pkg

ELECTRICAL CHARACTERISTICS


Test procedures shown are for one gate only. The other gates are tested in the same manner.

п	ıA.					Volts			
								. V _{ccl}	V _{CCH}
12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0	14 0	18.0

		Pin			MC	672 Te	st Limi	ts		,	TEST CU	RRENT	VOLTA	GF AP	PLIFD	TO PIN	SUSTER	RELOW	1.	•
•		: Under	-	30°C	+2	25°C	+7	75°C						102 71		101111		-		_
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lor	loh	V _{IL}	V _{IH}	VF	VR	VCEX	V _{cc}	Vcci	V_{CCH}	Gnd
Output Voltage	COL	3	-	, 1.5	-	1.5	-	1.5	Vdc	3	-	-	1.2	-		-	٠.	14	•	, ,
	V _{ОН}	3 3			12.5 12.5		12.5 12.5	-	V de V de		3	1 2	-	-	-	-	: 2	14 14	-	:
Short-Circuit Current	1 _{SC}	3	:		-6, 5	-15.0	-6. 5	-15.0	mAde	-		-	-	-	-	-		-	14	1.3.7
Reverse Current	t ^K	. 1	-	-		2. 0 2. 0	-	2. 0 2. 0	#Adc	-	:	-	-	:	1 2	:	. :	14	-	2.7
Output Leakage Current	1 _{CEX}	3	[-	-	100	-	100	-: Ade		-			-	-	3.14				1.7
Forward Current	1 _F	· 1 2	-	-	-	-1.20 -1.20		-1.20 -1.20				-	-	1 2	2	-	: -		14	-
Power Drain Current	1 _{CCL}	14		-	-	ნ. 0		-	m Adc	-	-	-	-		-	-	: -	-	14	1, 2, 4, 5, 7, 9
(Total Device)	1 _{CCH}	14	-	-	-	20		-	mAdc	-	-	-	-	-	-	-	-	•	14	
Switching Times		! 								Puise In	Pulse Out		; !					• —	-	
	17-3-	. 3	-	-	-	200	-	-	ns	1	3	1 -	į -		-	-	14	-		7
	^t 1-3-	3	-	-	-	100	•	-	ns	1	3	-	-	: -	-	-	14			;

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



See General Information section for packaging.





MOTOROLA Semiconductor Products Inc.
BOX 20912 • PHOENIX, ARIZONA 85036 • A SUBSIDIARY OF MOTOROLA INC.

المرور المعلقة القرور المعلقة

MC673

This device is a dual unit with each unit consisting of two 2-input AND gates (one with an input expander node available) that are internally ORed together into an inverting output configuration. The outputs have an active pullup network, thus the useful wired collector logic function is obtained while maintaining the low output impedance of the active pullup devices.






Positive Logic: $6 = (1 \cdot 2) + ([3] \cdot 4 \cdot 5)$ Negative Logic: $6 = (1+2) \cdot ((3)^2 + 4 + 5)$

Output Loading Factor = 10 Propagation Delay Time = 110 ns typ **Typical Power Dissipation:** Inputs High = 160 mW typ/pkg

Input Loading Factor = 1

Input Low = 50 mW typ/pkg


SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



See General Information section for packaging.

ELECTRICAL CHARACTERISTICS

Test procedures are shown for one gate only. The other gate is tested in the same manner.




	T	EST CUR	RENT /	VOLTA	GE VA	LUES (AI	l Temp	eratures)		
m	Α					Volts				
lor	Іон	VIL	V _{IH}	V _F	V _R	V _{CEX}	V _{cc}	٧ _{ccι}	V _{CCH}	V _x
12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0	14.0	16.0	7.2


		Pin		М	C673	Test Lin	nits				TEST	CURRE	NT / VO	ITAGE	APPI IF	D TO PI	NS HST	ED BELO	W.	L	
		Under	-:	30°C	+2	25°C	+7	75°C	7		1	1	1	T	1	1	1 1 1 1 1	LD DELO	···		1
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lor	loh	V _{IL}	V _{IH}	V _{F.}	V _R	VCEX	V _{cc}	۷ _{ccr}	V _{CCH}	V _x	Gnd
Output Voltage	v _{OL}	6 6	-	1. 5 1. 5	-	1.5 1.5	-	1. 5 1. 5	Vdc Vdc	6 6	 -		1,2 4,5	-	-	-	-, ·	14 14	-	-	4,5,7 1,2,7
	V _{ОН}	6	12.5		12.5	-	12.5	-	Vde		6	1 2 4 5	2 1 5 4 4,5		-, -, -	- - - - -		14	-	- - - 3	4,5,7 4,5,7 1,2,7 1,2,7 1,2,7
Short-Circuit Current	I _{SC}	6	-6.5	-15.0	-6.5	-15.0	-6.5	-15.0	mAde	-			-	-	-	-	-	-	14	-	1,4,6,7
Reverse Current	I_{R}	1 4	-	2. 0 2. 0	-	2. 0 2. 0	- -	2. 0 2. 0	μ Ade μ Ade	-		-		-	1 4	-	-	14 14		-	2,7 5,7
Output Leakage Current	ICEX	6	-	100	-	100	-	100	μAde	-	-	-			-	6	٠.	_	14	-	1,4,7
Forward Current	I _F	1 4	-	-1.20 -1.20	-	-1.20 -1.20	-	-1.20 -1.20	mAdc mAdc	-	-	-	-	1 4	2 5	-	-	-	14 14	-	7 7
Power Drain Current	ICCL	14	-	-	-	5.5	-	-	mAde	-	-	-	-	-	-	-	-	· -	14	-	1,2,4,5,7,9,10,12,13
(Total Device)	I _{CCH}	14	-	-	-	15	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	-	7
·										Pulse In	Pulse Out										
Switching Times	t ₁₋₆₊	1,6	-	-	-	200	-	-	ns	1	6	-	2		-	-	14	-	-	-	4,5,7
	¹ 1+6-	1,6	-	-	-	100		-		1		-	2	-		-		-	-	- [4,5,7
1	¹ 4-6+ ¹ 4+6-	4,6 4,6	-	-	-	100	-	-		4		-	5	-	-	-		-	-	-	1,2,7 1,2,7

Pins not listed are left open.

ISSUE A


This device is a dual unit with each unit consisting of two 2-input AND gates (one with an input expander node available) that are internally ORed together into an inverting output configuration. This device varies from the MC673 in that a 15 k ohm pullup resistor is used at the outputs providing the capability of an additional wired OR logic function to be obtained from the units.






Positive Logic: 6 = (1 • 2) + ([3] • 4 • 5)
Negative Logic: 6 = (1 + 2) • ([3] + 4 + 5)
Input Loading Factor = 1
Output Loading Factor = 10
Propagation Delay Time = 125 ns typ
Typical Power Dissipation:
Inputs High = 160 mW typ/pkg
Input Low = 50 mW typ/pkg


SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





Test procedures are shown for one gate only. The other gate is tested in the same manner.





	TE	ST CUR	RENT /	VOLTA	GE VAL	UES (AI	l Temp	eraturės,)	
m	Α					Volts				
lou	I _{OH}	٧,	V _{IH}	٧ _۴	,V _R	V _{CEX}	V _{cc}	V _{CCL}	V _{CCH}	V _x
12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0.	14.0	16.0	7.2

		Pin			MC6	74 Test	Limits				TFS	T CURRE	NT / VO	ITAGE	ADDIII	n to bi	NC HC	ED BELO		L	1
		Under	-3	ю°С	+2	25°C	+7	′5°C	T	 	1.5	T	T 7 70	T	AFFLIC	ויייייייייייייייייייייייייייייייייייייי	MO FIOI	ED DEFO	W :		
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	- l _{ot}	Іон	Vil	V _{IH}	V _F	V _R	V _{CEX}	Vcc	V _{ccι}	V _{CCH}	٧x	Gnd
Output Voltage	v _{OL}	6	-	1.5	-	1.5	-	1.5	Vdc	6	-	-	1,2	-	<u> </u>	_	-	14	-	-	4,5,7
	i	6	-	1.5		15	-	1.5	Vdc	6	-	-	4,5	-	-	-	- '	14	-	- ,	1,2,7
	V _{ОН}	6	12.5		12.5		12.5	-	Vde		6	1 2	2	-	-	-		14		-	4,5,7
				-		-	.	-		-	-	- 4	5	-	-	-	-		, - -	-	4,5,7 1,2,7
				-		-	↓	-		-		5	4,5	-	-	-	-		-	-	1,2,7
Short-Circuit	 		-	 	<u> </u>				 -		'	<u> </u>	1,3	<u> </u>	<u> </u>					3	1,2,7
Current	Isc	6	-0.6	-1.5	-0.6	-1.5	-0.6	-1.5	mAde	-		-	-	-	-	-	· -	-	14		1,4,6,7
Reverse Current	I _R	1	-	2.0	-	2.0	-	2.0	μAdc	-	- '	-	-	-	1	-	-	-	14	-	2,7
	ļ	4	-	2.0	-	2.0	-	2.0	μAde	-		-	-	-	4	-	-	-	14	-	5,7
Output Leakage Current	CEX	6	-	100	-	100		100	μ A dc	-	-		-	-	-	6	-	-	14	-	1,4,7
Forward Current	I _F	1	-	-1.20	-	-1.20	-	-1.20	mAde	-		-	_	1	2	_		-	14		7
	_ f	4	-	-1.20	-	-1.20		-1.20	mAde	-		-	-	4	5	-	-	-	14	-	. 7
Power Drain Current	ICCL	14		, -	-	5.5	-	-	mAdc		-	-	-	-	-	-	-	-	14	-	1,2,4,5,7,9,10,12,13
(Total Device)	I _{CCH}	14	-	-	-	15	-	-	mAdc	-	-	-	, <u>-</u>	-	-	-			14	-	7
										Pulse	Pulse										
										In	Out								E		
Switching Times	1-6+	1,6	-	-	-	250	-	-	ns	1	6	,- I	2	-	-	-	14	-	-	-	4,5,7
	t ₁₊₆₋	1,6	-		-	100	-	-		1		-	2	-	-	-			-	-	4,5,7
	4-6+	4,6	-	-	-	25 0	-	-		4			5	-	-	-		-	-	-	1,2,7
	t ₄₊₆₋	4,6	-			100	-	-	•	4	.	-	5	-	-	-	+	-	-	-	1,2,7


ISSUE A


BEST COPY

The MC675 is a dual monolithic pulse-stretcher which gives an output pulse width equal to the sum of the input pulse width and a time interval determined by an external timing capacitor and either an internal or external resistor.

The MC675 operates on threshold levels, making input pulse rise and fall times unimportant. It has the capability of recycling at any time (zero recovery time) including the interval when the output is high, and has the characteristic high noise immunity of MHTL.


Flexibility is provided through the use of a two-input NOR gate at the output. With this input low, the output conforms to the definition of a pulse-stretcher. By applying the input waveform to all three input terminals simultaneously, the output conforms to that of a pulse-shaping monostable. (The output is initiated by the negative transition of the input waveform and has a width which is a function only of the timing elements.)





Input Loading Factor = 1
Output Loading Factor = 10
Power Dissipation = 180 mW per pack/typ
Propagation Delay:
Pins 1, 6 = 150 ns typ
Pins 5, 6 = 110 ns typ


SWITCHING TIME TEST CIRCUIT AND WAVEFORMS



See General Information section for packaging.



Test procedures are shown for only one pulse-stretcher. The other pulse-stretcher is tested in the same manner.



L		T	EST CU	RRENT/	VOLTA	SE VAL	UES (All T	emperature	es)	
L	m	A					Volts			
L	loι	I _{OH}	VIL	V _{IH}	V _F	V _R	VCEX	Vcc	V _{ccı}	V _{cch}
Г	12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15, 0	14.0	16.0

	T										0.00	0.00	0.30	1.3	10.0	16.0	15.0	14.0	16.0	i
		Pin			т	75 Test			T		TEST	CURR	ENT/VOI	LTAGE /	APPLIEI	D TO P	NS LISTED BE	.OW:		
	1	Under		30°C	+	25°	+;	75°C	ļ.		Γ		Т			γ	Т	·	т	1
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	ĺοι	loh	N'r	V _{IH}	V _F	V _R	VCEX	V _{cc}	Vccı	V _{CCH}	Gnd
Output Voltage	v _{OH} *	6	12.5	1.5	12.5	1.5	12.5	1.5	Vdc	6 ↓ -	- · - - 6	- - 5	1,2,5 2 1 1,2	1,5 2,5	-	-	- - - -	14	-	7
Short-Circuit Current	l _{SC} *	6	-6.5	-15.0	-6.5	-15.0	-6, 5	-15.0	m Adc	-	-	-	-	-	1,2	-	-	-	14	5,6,7
Reverse Current	I _R	1 2 5	-	2.0	-	2.0	-	2.0	μ Adc	-	- - -		-	- '	1 2 5	-	- - -	14	- - -	2,7 - 1,7 7
Output Leakage Current	I _{CEX} .	6	-	100	-	100	-	100	μ Adc		-	-	-	-	1,2	6	-	-	-14	5,7
Forward Current	1 _F	1 2 5 3	-	-1.2	- - -0.6	-1.2 ↓ -1.1	-	-1.2	mAde InAde			-		1 2 5	2 1 -	-	- - - -	-	14	7 ↓ 3,7
Power Drain Current (Both Units)	I _{CC1} I _{CC2} I _{CC3} I _{CC4}	14 14 14 14	-	-	-	20 24 15 21	1 1 1	•	mAdc	- - -		- - -,	-	-		- - -	5,9 1,2,12,13 1,2,5,9,12,13	- - -	14	1,2,5,7,9,12,13 1,2,7,12,13 5,7,9 7
Switching Times	t ₁₊₆₊ t ₅₊₆₋ t ₅₋₆₊	1, 6 5, 6 5, 6	, ,		1 1 1	250 100 200		-	n s	Pulse In 1 5	Pulse Out 6	-	- 1, 2 1, 2	-	-	-	2, 14 14 · 14	-	-	5,7 7

^{*} Tie pin 3 to pin 4.
** Tie pin 3 to pin 4 and pin 10 to pin 11. Pins not listed are left open.



APPLICATIONS INFORMATION

When the device is connected in the Pulse Stretcher configuration:

- 1. Pins 5 and 9 must be grounded.
- 2. The output pulse, t_{out} , equation is: $t_{out} \approx t_{in}$ + 0.3 R_{ext} (C_{ext} + 35 pF).* When the device is connected in the Monostable configuration:


- 1. Pins 1, 2, and 5 should be connected together and pins 9, 12, and 13 should be connected together.
- 2. No output pulse will occur for an input noise pulse of t_{in} <10 C_{ext} .
- 3. The output pulse, t_{out} , equation is: $t_{out} \approx 0.3 R_{ext} (C_{ext} + 35 pF)$.*

 $^{^{\}circ}t_{in}$ and t_{out} are in seconds, C_{ext} in farads. 3.0 k ohms \leq $R_{ext} \leq$ 100 k ohms.

ISSUE A


The MC676 monolithic BCD-to-Decimal Decoder/ Driver is designed for use with gas-filled cold-cathode indicator tubes or other devices requiring high voltage drivers. The high voltage output transistors can withstand 70 volts.


BEST COPY



LOGIC DIAGRAM O 3 Q 2 O 12 08 V_{CC} = Pin 16 Gnd = Pin 8

See General Information section for packaging.







BEST COPY

TEST CURRENT/VOLTAGE VALUES (All Temperatures)

										OL	18D	VIL	VIH	VF	VR	Уcc	VCCL	VCCH	 :
		$\overline{}$	T-			2676 Test				10.0	100	6.50	8.50	15	16 0	150	140	16.0	_
	i	Pin		30°C		25°C				4	TEST	CHERENT	VOL TA 00						
Characteristic	Symbol	Under	Min	Max	Min		+	75°C	4			CURRENT/	VOL TAGE A	PPLIED	TO PINS	LISTED	BELOW:		
Output Voltage	VOL	1	701 141	1.5	Min	Max	Min	Max	Unit	lor	1BD	٧١٢	VIH	٧F	VR	Уcc	VCCL	VCCH	Gnd
=	00	2	-	1.3	1 -	1.5] [1.5	Vac	1 1	1 -	6.7.9	10	-	-		16	1	3
	ŀ	3	-		-		1]		! !	2 3	-	9.10	6.7	-	-	-	Ĭ	:	3
		4	-	! !	- 1	1 !	l -		1 1	1 3	-	7.9,10	6	-	-	-		-	
		5	-		-		! -			5		6.9.10 6.7.9.10	,	-	-	-		-	
	1	11	-	1	-		-	! !	1 1	l ii	1 -	6.10		-	! - !	-			,
	i	12	-		-	l i	-	1 1		12	_	6.7.10	7,9	-	- 1	-			
		13	-	1 1	-	l i	-			13	-	9.7.10	6,7,10	-	- 1	-		-	
		14	-	1 1	-	1 1	-	1 1	1 1	14	l _	7,9	6,10	-	- !	-		-	
Reverse Current	<u> </u>			 	-		-	1		15	-	6.9	7.10	1 -	_	-		-	_
Adverse Current	1R	6 7	-	2.0	· -	2.0	-	2.0	μAdc	_	T	1		 					1
i		9	-		-	1	-	1 1	1	_		-	1 -	_	6	-	16	-	3
		10	-		-		-	1 1		i -	-	_	1 [1 -	9	-		-	1
Output Breakdown					-		-	1		-	-	- 1	-	1 -	10	-	- 1	-	1
Voitage	VBO	! ! !	-		70	i -	70		Vdc	-	1		6,7,9,10		-				
		2	-	- 1	1 1	-		-		-	2	_	0.7.5.10	-	-	-	16	-	9
		3	_	-		-		-		l -	3	- 1	i •	1]	-	-	. !	-	!
		5		- 1		-		-	1 1	-	4	- '	1 1	!	_ [_ [
		111		i - !		-	1 !	-	1 1	-	5	-	! !	-	- 1	_ i			
		12	_			-		-		-	11	-	1 1	-	-				
i		13	_	_		-	1	-	1 1	-	12	-	1 1	- i	_	_ i	1 .	-	
		14	-	_	!	_		_		-	13	-	1 1	-	-	!			
		15	- 1	- 1	• 1	_	•	_		-	14	-		- 1	-	4		-	
Forward Current	1E	6	-	-1 20		-1.20					15	-		- 1	-		•		7
	·	, ,	-	-, 20	i	-1,20	-	-1 20	mAdc	-	-	- 1	-	6	- 1	-	-	16	3
1	i	9	- i		- 1		-			-	- 1	-	-	7	- 1	-	- i	, ,	,
·		10	-		- [•		•		-	-	-	-	9	- 1	-	-	1	
Ower Drain Current	'CCL	16	-	-		35.0	-		mAdc					10				1	
(Total Device)	'ссн	16	-	-	-	35.0			mAdc							-	_ i	16	6.7 3.9 1
									made	Pulse	Pulse		-			- :	- !	16	. 3
		į	Į.	- 1	ł		- 1			In .	Out				-	1			
witching Times	^t 6-3+	3	- [-	-	500	- 1	-	ms i	6	3	7.9.10	_		İ		i		
1	16+3-	3	_ 1	_	i i	600	_ 1	_	ns	6	3		- 1	-	- !	16	- :		3




TYPICAL INTERCONNECTION DIAGRAM






MOTOROLA Semiconductor Products Inc.


This hex inverter can replace 1-1/2 quad two-input NAND gate packages in some applications through use of the enable or strobe inputs. The device consists of six two-input NAND gates with one input common to four gates and another common to two gates. Active pull-up elements are utilized to minimize output impedance. This device is in a 16-pin dual-in-line package.






Positive Logic: 5 = 3 • 4 7 = 4 • 6 Input Loading Factor = 1 Output Loading Factor = 10 Propagation Delay Time = 110 ns typ Typical Total Power Dissipation Inputs High = 246 mW Input Low = 96 mW

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS






See General Information section for packaging.



Test procedures are shown for only one inverter. The other inverters are tested in the same manner.



	TEST C	URRENT	/ VOL	TAGE \	/ALUES	(All Te	mperat	ures)	
m						olts (
lor	l _{он}	٧ _{١١}	V _{IH}	٧ _F	V _R	V _{CEX}	V _{cc}	V _{CCL}	V _{CCH}
12.0	-0.03	6.50	8. 50	1.5	16.0	16.0	15.0	14.0	16.0

		Pin			MC6	77 Test	Limits				TEST CUI	RRFNT /	VOLTA	GE AP	PLIED 1	O PINS	LISTED	REIOW		
		Under	-3	0°C	+2	25°C	+7	75°C	I]	1	Γ	T	1	1	1	1.5120) DELOW.	T	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lou	I _{OH}	\ \rac{1}{2}	V _{IH}	V _F	V _R	V _{CEX}	Vcc	V _{CCL}	V _{CCH}	Gnd
Output Voltage	v _{OL}	5	-	1.5	-	1.5	-	1.5	Vdc	5	-	-	3,4	-	-	-	-	16	-	8
	V _{ОН}	5	12.5	-	12.5	-	12.5	-	Vdç	-	5	3	4	-	-	-		16	-	8
Short-Circuit Current	I _{SC}	5	-6.5	-15.0	-6.5	-15.0	-6.5	-15.0	mAdc	-	-	-	-	-	-	-	-	+	. 16	3,4,5,8
Reverse Current#	I _R	3	-	2.0	-	2.0	-	2.0	μAde	-	-	-	-	-	3	-	-	16	-	4,8
٠.	²¹ R	4	-	4.0	-	4.0		4.0	μAde	- '	-	-		-	.4	-	-	16	-	3,6,8
Output Leakage Current	ICEX	- 5	-	100	-	100	-	100	μ Ad c	-	-	-	-	-	-	5.16	-	-	-	4,8
Forward Current*	I _F	. 3	-	-1.20	-	-1.20	-	-1.20	mAdc	-	-	-	-	3 -		- ,	-	-	16	8
	21 _F	4	-	-2.40	-	-2.40	-	-2.40	mAdc	-	-	-	-	4	-		٠ -	-	16.	8
- Power Drain Current	1 _{CCL}	16	-	· <u>-</u>	-	9, 0	-	-	mAdc-	-	-	-	-	-	-	-	-		16	1,3,4,6,8,10,12,13,15
(Total Device)	I _{CCH}	16	-	-	-	30	-	-	mAdc		-	-	-		-	-	-	-	16	8
Switching Times										Pulse In	Pulse Out			:						
	t ₃₋₅₊	5	-	-	-	200	-	-	ns	3	5	-	4	-	-	-	16	-	-	8 .
	^t 3+5-	5	-	-	-	100	-	-	ns	3	5	-	4		-]	-	16	-		8


^{*}When checking pins 2, 9, 11, 14 the test limit for pin 12 is $4I_F$ = -4.8 mAdc. #When checking pins 2, 9, 11, 14 the test limit for pin 12 is $4I_R$ = 8.0 μ Adc.


att migration

MC678

This hex inverter is designed to drive low-current lamps, interface with discrete components, and facilitate the implementation of the "Implied AND" (Wired Collector) function with minimum power dissipation and loss of fan-out capability as well as provide a "strobed" inversion function. When used strictly as an inverter, external 15 k-ohm pull-up resistors should be utilized.

The device is in a 16-pin dual in-line package with two pins used to provide enable or strobe inputs. These inputs are common to specific sections of the device and allow the unit to replace 1-1/2 quad two-input gate packages in many applications.







Positive Logic: $5 = \overline{3 \cdot 4}$ $7 = 4 \cdot 6$

Input Loading Factor = 1 Output Loading Factor = 10 Propagation Delay Time = 125 ns typ Typical Total Power Dissipation Inputs High = 192 mW Input Low = 96 mW

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS






See General Information section for packaging.



Test procedures are shown for only one inverter. The other inverters are tested in the same manner.



	TEST CL	IRREN	T/VOL	TAGE VA	LUES	··········	
mA			\	olts/			
loL	V _{IH}	V _F	V _R	V _{CEX}	V.cc	V _{CCL}	V _{CCH}
12.0	8. 50	1.5	16.0	16.0	15.0	14.0	16.0

		Pin			MC67	8 Test	Limits			TFS	CURREN	IT/VOI	TAGE	A DDI IE	O TO DII	10.110.	TED DEI	OW/	1
		Under	-3	30°C	+2	5°C	+7	′5°C	T		CORREN	117 VOL	IAUL	4 F F LIC	וויו טו טו	42 FI2	ונט סנו	UW:	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	i,	Oſ	V _{IH}	V _F	V _R	V _{CEX}	V _{cc}	Vccr	V _{CCH}	Gnd
Output Voltage	VOL	5	-	1.5	-	1.5	-	1.5	Vdc		5 .	3,4		-	-	-	16	-	8
Reverse Current#	IR	3	-	2.0	-	2.0	-	2.0	μAdc		-	-	-	3	-	-	16	-	4,8
-	^{2I} R	4	-	4.0	-	4.0	-	4.0	μAdc		-	-	-	4	-	-	16	-	3,6,8
Output Leakage Current	ICEX	5	-	-	-	100	_	100	μAdc		-	-	-	-	5,16	-	-	-	4,8
Forward Current*	I _F	3	-	-1.20	-	-1.20	-	-1.20	mAdc			-	3	-	-	-	-	16	8
	21 _F	4	-	-2.40	-	-2. 40	-	-2.40	mAdc			-	4		-	-	-	16	8
Power Drain Current Current	I _{CCL}	16	-	-	-	9.0	-	-	mAdc		-	-	-	-	-	-	-	16 .	1,3,4,6,8,10,12,13,15
(Total Device)	I _{CCH}	16	-	-	-	`24	-	-	mAdc		-	-	-	-	-	-	-	16	8
Switching Times										Pulse In	Pulse Out								
•	t ₃₋₅₊	5	-	-	-	250	-	-	ns	3	5	4	-	-	-	16	-	-	8
	t ₃₊₅₋	5	-			100	· ·-	-	ns	- 3	5	4 .	-	-	-	16	<u>-</u>	-	8 ·

^{*}When checking pins 2, 9, 11, 14 the test limit for pin 12 is $4I_F$ = -4.8 mAdc. #When checking pins 2, 9, 11, 14 the test limit for pin 12 is $4I_R$ = 8.0 μ Adc.

MHTL MC660 series MOTOROLA




MARCH 1975


MC678

BEST COPY

This nex inverter is designed to drive low-current lamps, interface with discrete components, and facilitate the implementation of the "Implied AND" (Wired Collector) function with minimum power dissipation and loss of fan-out capability as well as provide a "stroped" inversion function. When used strictly as an inverter, external 15 k-ohm bull-up resistors should be utilized.

The device is in a 16-bin dual in-line package with two pins used to provide enable or strope inputs. These inputs are common to specific sections of the device and allow the unit to replace 1-1/2 auad two-input gate packages in many applications.







Positive Logic: 5 = 3 • 4 7 = 4 • 6 Input Loading Factor = 1 Output Loading Factor = 10 Propagation Delay Time = 125 ns typ Typical Total Power Dissipation Inputs High = 192 mW

Input Low = 96 mW

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





See General Information section for packaging.



Test procedures are shown for only one inverter. The other inverters are tested in the same manner.



Γ		TEST CL	JRREN	r/vol1	TAGE VA	LUES		
	mΑ			V	/olts			
	l _{OL}	V _{IH}	٧ _٤	V _R	V _{CEX}	V _{cc}	V _{CCL}	V _{CCH}
	12 0	8.50	1.5	16.0	16.0	15.0	14 0	16.0

		Pin .			MC67	8 Test	Limits			TFS	CURREN	IT/VOI	TAGE	APPI IF	D TO PII	NZ 112.	TED REI	ω. ω.	
		Under	-3	30°C	+2	25°C	+7	′5°C				1	Ι	1	1011	1	I DEL	T	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	1,	Oι	V _{IH}	V _F	V _R	V _{CEX}	V _{cc}	V _{ccı}	V _{CCH}	Gnd
Output Voltage	V _{OL}	5 -	-	1.5	-	1.5	-	1.5	Vdc		5	3,4	-	-	-		16	-	8
Reverse Current#	$I_{ m R}$	3		2.0	-	2.0	-	2.0	μAdc		-	-	-	3	-	-	16	-	4,8
	$^{21}\mathrm{R}$	4	-	4.0	-	4.0	. - .	4.0	μAdc		-	-	-	4	-	-	16	-	3,6,8
Output Leakage Current	l _{CE} X	5	•	-	-	100	-	100	μAde			-		-	5,16	-	-		4,8
Forward Current*	$^{1}\mathrm{_{F}}$	3.	-	-1.20	-	-1.20	_	-1.20	mAdc		-	-	3	-	-	-	-	16	· 8
	21 _F	4	-	-2.40	-	-2 40	-	-2.40	mAdc		<u>.</u>	-	4	-		-	· -	16	8
Power Drain Current Current	I _{CCL}	16	-	-	-	9.0	,	-	mAde			-	-	-	-	-	-	16	1,3,4,6,8,10,12,13,11
(Total Device)	^I ссн	16	-	-	-	24	-	-	mAdc		-	-		-	-	-	-	16	ช
Switching Times										Pulse In	Pulse Out								•
•	t ₃₋₅ ,	5		· -	-	250	-	~	ns	3	5	-4	-	- '	-	16	-	-	. 8
	t ₃₊₅₋	5	-	-	- '	100	-	.=	ns	3 -	5	-1	-	-		16	-	-	8

^{*}When checking pins 2, 9, 11, 14 the test limit for pm 12 is $41_F=-4.8~mAdc$. *When checking pins 2, 9, 11, 14 the test limit for pin 12 is $41_R=8.0~\mu Adc$.


MC679 · MC679B


ISSUE A

The MC679/679B is a dual lamp/relay driver featuring all-monlithic construction for maximum reliability and economy. Input levels are consistent with other elements in the MHTL series, making the device ideal for use in high noise environments.

The outputs consist of high voltage - high current transistors allowing the device to operate lamps and relays requiring up to 30 volts and/or 150 mA.


The MC679/679B is designed primarily as a lamp/relay driver, but it is also suitable for driving shift register clock lines, high capacitive loads, and interfacing with discrete components.





Positive Logic: $6 = 1 \cdot 2 \cdot 4 \cdot 5$ Input Loading Factor = 1
Output Loading Factor = 125
Propagation Delay Time = 0.5 μ s typ
Typical Total Power Dissipation:
Inputs High = 250 mW
Input Low = 30 mW

SWITCHING TIME TEST CIRCUIT AND WAVEFORMS




50%

— Gnd ^t1+6− ---50%

Gnd




Test procedures are shown for one lamp driver only. The other lamp driver is tested in the same manner.




		TEST	CURR	ENT/V	OLTA	GE VA	LUES	(All Te	mperatur	es)
	mA	μА					Volts			·
	IOL	1 _{BO}	VIL	VIH	٧F	VR	v _X .	vcc	VCCL	Vccн
MC679	150	100	6.50	8.50	1.5	16.0	7.20	15.0	14.0	16.0
MC6798	125	100	6.50	9.0	1.5	16.0	7.20	15.0	14.0	16.0

																	123	1 .00	0.50	1 0.0	1.3	10.0	1	13.0	14.0	10.0	ľ
		Pin				679 Te						MCE	79 8 T	est Lim	its		TE	ST CII	BBEN	T/VOL	TAGE	APPLI	ED TO	DINE	LISTED	ELOW.	1
1.	1	Under	-3	0°C	+2	5°C	+7	5°C		-3	0°C	+2	5°C	+7	5°C	T	1	1	nnen	TVOL	IAGE	AFFEI		T	LISTEDE	DELOW:	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	Min	Max	Min	Max	Min	Max	Unit	IOL	1 _{BD}	VIL	VIH	VF	V _R	V _X	Vcc	VCCL	VCCH	Gnd
Output Voltage	VOL	6	_	1.0	-	1.0	-	1.0	Vdc	-	1.0	-	1.0	-	1.0	Vdc ·	6			1,2,4,5	<u> </u>		-	1 -	14		7
Reverse Current	1 _R	1	-	2.0	-	2.0		2.0	μAdc	-	2.0	_	2.0		2.0	μAdc	 	 			 -	1		1	14		2,4,5,7
		2		1	-	1 1	-	1 1	l i			-	1		-i	1	-	-	_	_	_	2			1 7	_	1,4,5,7
		4	_	1 1	-	1 1		↓	1 1		ΙI	-	ΙL	-	ΙL	1 1		-	-	-		4			1 1		1,2,5,7
		- 5		V		V		V	V		V		V					_		1 -	-	5		1	▼	_	1,2,4,7
Output Breakdown	V _{BD}	6	-	-	+30	- 1	+30	-	Vdc	-		+24	-	+24	-	Vdc		6		-	-		3]]		14	7
Voitage]		-	ļ -		-		. –			-		-		-	1 1			1	2,4,5	-		-			1	1 1
			_	-	1			_		_	-	11		11		1 1			2	1,4,5	-	-			-		1 1 .
		. ♦	_	-	♦	_	♦	_	♦		-	♦		♦		♦	_		5	1,2,5 1,2,4	_		-			•	
Forward Current	۱F	1	-	-1.20	-	-1.20	-	-1.20	mAdc	-	-1.20	_	-1.20	-	-1.20	mAdc		-	-		1					14	7
		2	-	1 1	-		-	1 1	1		1 1	-	1 1		1	1	-	-			2					1	l i
		4			-	•	-			-		-	1				-	-			4	-		-		↓	↓
		5						<u> </u>		<u> </u>			V		V	V				-	5	-	-	-		V	∀
Power Drain Current	CCL	14		-		3.0	_		mAdc				3.0			mAdc	-			-			-			14	1,2,4,5,7,9,10,12,13
(Total Device	Іссн	14	-	-	~*	24	-		mAdc	-		_	30	-		mAdc	-									14	7
																	Pulse	Pulse						1			
								l		l							In	Out									
Switching Times	t1-6+	6		-	,	250		·	ns	-			250		-	ns .	1	6	-	2,4,5	***			14			7
	t1+6-	6.			~	100		-	ns				100		-	ns	.1	6	-	2,4,5	٠,			14		~-	5





This hex inverter performs the function $B = \overline{A}$ and utilizes an active pull-up to minimize output impedance. This device is available in a 14-pin dual-in-line package with pin configuration identical to the MC836 MDTL hex inverter.



TEST CURRENT / VOLTAGE VALUES (All Temperatures)

Volts


ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one inverter. The other inverters are tested in the same manner.

										,or	'он	VIL	VIH	VF	VR	VCEX	Vcc	VCCL	V _{ссн}	
		Т	·		11616					12.0	-0.03	6. 50		1.5			15.0		16.0	
		Pin	<u> </u>			30 Test				TI	EST CURR	ENT / V	OLTAG	E API	LIED 1	ro pins	LISTE	D BELOV	V :	
	l	Under		0°C	 	25 °C		'5°C]	<u>├.</u>	Ι.	Ι	T	Γ		_	Γ			
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lor	Он	VIL	V _{IH}	VF	V _R	VCEX	۷ _{cc}	Vccr	V _{CCH}	Gnd
Output Voltage	VOL	2	-	1.5	-	1.5	-	1.5	Vdc	2	-	-	1	-	-	-	-	14		7
	VOH	2	12.5	-	12.5	-	12.5	-	Vdc	-	2	1	-	-	-	-	-	14	-	7
Short-Circuit Current	Isc	2	-6. 5	-15.0	-6.5	-15.0	-6.5	-15.0	mAdc	-	-	-	-	-	-	-	-	-	14	1,2,7
Reverse Current	t _R	ı	-	2.0	-	2.0	-	2.0	Adc بر	-		-	-	-	1	-	-	14	-	7
Output Leakage Current	l _{CEX}	2	-	-	-	100	-	100	Adc بر		-	-	-	-	-	2,14	-	-	-	1.7
Forward Current	I _F	1	-	-1.20	-	-1.20	-	-1.20	mAdc	-	-	-	-	1	-	-	-	-	14	;
Power Drain Current (Total Device)	1 _{CCL}	14		•	-	9.0	-	-	mAdc	-	-	-	-	-	-	•	-	-	14	1.3.5.7.9.11.13
	ССН	14	٠	-	-	30	-	-	mAdc	-	-	-	•	-	-	-	-	-	14	7
Switching Times										Puise in	Pulse Out									
	t ₁₋₂₋	2	-	-	-	200	-	-	ns	1	2	-	-	-	-	-	14	-	-	7
	t ₁₋₂₋	2	-	-	-	100	-	-	ns	1	2	-	-	-	-	-	14	-	-	7

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




See General Information section for packaging.




ISSUE A

BEST COPY



This hex inverter is designed to drive low current lamps, interface with discrete components, and facilitate the implementation of the "Implied AND" (Wired Collector) function with minimum power dissipation and loss of fan-out capability, as well as provide the inversion function. When used strictly as an inverter, external 15 k-ohm pull-up resistors should be utilized.

The device is available in a 14 pin dual-in-line package with the pin configuration identical to the MC836 MDTL hex inverter.



Positive Logic: 2 = 1

Input Loading Factor = 1 Output Loading Factor = 10 Propagation Delay Time = 125 ns typ Typical Total Power Dissipation: Input High = 192 mW Input Low = 96 mW

ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one inverter. The other inverters are tested in the same manner.

mA				Volts			
lor	V _{IH}	٧ _۴	V _R	V _{CEX}	V _{cc}	V _{CCL}	V _{CCH}
12.0	8. 50	1.5	16.0	16.0	15.0	14.0	16.0

			,							12.0				16.0			16.0	
		Pin				31 Test			γ		TEST C	URREN	V \ TI	OLTAGE ED BELO	APPLI	ED		
· ·	!	Under	-3	0.°C	+2	5°C	+7	5°C			T	J FIN.	LIST	ID BELO	W :	Т	т —	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lou	V _{IH}	V _F	VR	VCEX	Vcc	Vccr	V _{CCH}	Gnd
Output Voltage	VOL	2	-	1.5	-	1.5	-	1.5	Vdc	2	1	-	-	-	-	14	-	7
Reverse Current	IR	i	-	2.0	-	2.0	-	2.0	Adcیر	-	-	-	1	-	-	14	-	7
Output Leakage Current	CEX	2	-		-	100	· -	100	μAdc	-	-	-	-	2.14		-	-	7
Forward Current	I _F	1	- '	-1.20	-	-1.20	-	-1.20	mAdc	-	-	1	-	-	-	-	14	7
Power Drain Current (Total Device)	I _{CC} L	14	-	-	-	9.0	-	-	mAde	-	-	-	-	-	-	-	14	1.3,5.7,9.11.13
	CCH	14	-	-	•	24	-	-	mAdc	-	-	-	-	-	- ,	-	14	7
Switching Times					-					Pulse In	Pulse Out							
	t ₁₋₂₊	2	-	-	-	250	-	-	ns	1	2	-	-	-	14) ,-	- '	7
	t ₁₊₂₋	2	-	-	•	100	-	-	ns	1	2	-	-	-	14	-	-	7, ;

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



See General Information section for packaging.


© MOTOROLA INC 1973




Semiconductor Products Inc.

HEX INVERTER (Active Pullup)

MAY 197



This hex inverter performs the function $B = \overline{A}$ and utilizes an active pull-up to minimize output impedance. This device is available in a 14-pin dual-in-line package with pin configuration identical to the MC836 MDTL hex inverter.



BEST COPY

Volts

TEST CURRENT VOLTAGE VALUES (All Temperatures)


ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one inverter. The other inverters are tested in the same manner.


the same manner.											т. —	+	1	7						•
/ /	,									or	Он	; V _{IL}	V _{!H}	. V _F	. V _R	VCEX	۷ _{cc}	, A ^{ccr}	V _{CCH}	•
			,							12.0	-0 03	5 50	ja 30	; 1 5	15 (11 /	; ·	•
		Pin			MC68	O Test	Limits			T	EST CURR	ENT V	OLTAC	SE API	PLIED	TO PINS	LISTE	D RELOV		
	:	Under	-3	0°C	+2	25 °C	+7	'5 °C		1		_		7	1	-	,			-
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	: Unit	lou	lon	VIL	V _{IH}	V	VR	V_{CEX}	Vcc	Vccı	V _{CCH}	Gnd
Output Viltage	VOL	2		1.5		1.5	-	1.5	Vdc	2	-	-	ı	: -	· -		-			
	$^{\rm L}$ $^{\rm V}{\rm OH}$	2	12.5	-	12.5	-	12.5		Vdc	-	2	1	-	-	! .	•	! .	, , 14	-	-
Short-Circuit Current	^I sC	2	-6.5	-15.0	-ij. j	-15.0	-6.5	-15.0	mAac	-	-	-		: -	• -	٠.	-	•	11	. 2.7
Reverse Current	IR	1	i -	2.0	-	2.0	-	2.0	_Adc	-	-		-		1		-	1;		
Output Leakage Carrent	, ⁽ CEX	2	-	-	-	100	-	100	Adc		-	-		-		2.14	· -		-	: 7
Firward Corrent	I _F	1	-	-1.20	-	-1.20	-	-1. 20	mAdc		-	-	-	1		-	-		- 14	
Power Drain Current (Total Device)	: ^l cc l	14	-	-		3.0	-	-	mAde	-	-	-	-	: -		-	-		14	13.17 - 11
·	^I CCH	14	-	-	-	30	· -	-	mAdc	-	-	-	-	-			-		14	7
Switching Times										Pulse In	Pulse Out									
	t ₁₋₂₋	2	-	-	-	200	·-	-	as	ı	2	! -	-	١.	· •	: -	14	_		:
	11-2-	2		-	-	100		-	ns	1	2	-	-	-	-		14	•	-	7

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




MAY 1970



This hex inverter is designed to drive low current lamps, interface with discrete components, and facilitate the implementation of the "Implied AND" (Wired Collector) function with minimum power dissipation and loss of fan-out capability, as well as provide the inversion function. When used strictly as an inverter, external 15 k-ohm pull-up resistors should be utilized.

The device is available in a 14-pin dual-in-line package with the pin configuration identical to the MC836 MDTL hax inverter.



ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one inverter. The other inverters are tested in the same manner.

ı	TEST C	URRENT	VOL	TAGE	VALUES	(All T	empera	tures)
	mΑ				Volts			
	loı	· V _{IM}	V _F	V _R	VCEX	٧ _{cc}	۸ ^{ccr}	V _{CCH}
	12.0	ძ. 50	1.5	16.0	16.0	15.0	14.0	16.0

	Ţ		•							-	3, 30	1 2.0		1 10.0			10.0	
		Pin			MC6	81 Test	Limits]	TEST C	URREN	NT / V	OLTAGE	APPLI	ED		
	1	Under	-3	0°C	+2	25 °C	+7	5°C		}		U PIN	2 F121	ED BELC)W:		· · · · ·	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lor	V _{IH}	٧ _F	VR	VCEX	۷ _{cc}	۸ ^{ccr}	V _{CCH}	Gnd
Output Voltage	OL	2	-	1.5	-	1.5		1.5	Vde	2	1	-	-	-	-	14	-	
Reverse Current	IR	1	- !	2.0	-	2.0	-	2.0	Adc	-	-	-	1	-	-	14	-	;
Output Leakage Current	CEX	2	-	-	-	100	-	100	Adc	-	-	-		2.14		-	-	
Forward Current	I _F	1	-	-1.20	-	-1.20	-	-1.20	mAdc	-	-	1		-	-	-	14	7
Power Drain Current (Total Device)	I _{CCL}	14	-			9.0	-	-	mAdc	-	-	-	-	-	-		14	1.3.5.7.9.11.13
	t _{CCH}	14	-	-	-	24	-		mAdc	-	-	-	-	-	-	-	14	7
Switching Times_					,					Pulse In	Pulse Out							
	t ₁₋₂ -	2	-	-	-	250	-	-	ns	1	2	1 -	-	-	14	-	-	7
	t 1 -2 -	2	-	-	-	100	-	-	กร	1	2	-	-	-	14	-	-	

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS






MOTOROLA Semiconductor Products Inc.

BOX 20912 . PHOENIX, ARIZONA 85036 . A SUBSIDIARY OF MOTOROLA INC

MC682...


OCTOBER 1970

BLOCK DIAGRAM



The MC682 Quad Latch is useful in monitoring or storage applications. A common clock input (C), when in the high state, allows information present at the D input to be transferred to the output of the latch. When C is low, the information present at Q or $\overline{\mathbb{Q}}$, will remain at the previous level. A common Reset $(\overline{\mathbb{R}})$ input allows resetting of all Q outputs to a logic "0" state independent of C or D.

LOGIC DIAGRAM 1/4 OF CIRCUIT SHOWN



	TI	RUT	H TABI	.E	
С	D	Ř	Q _{n+1}	\bar{Q}_{n+1}	
0	0	0	0	1	
0	0	1	a _n	ā	
0	1	0	o .	1 .	
0	1	1	Q _n	ā,	
1	0	0	0	1	
1	0	1	0	1	
1 .	1	0	0	1	
1	1	1	1	0	


Input Loading Factor:

C, D = 1
R = 8

Output Loading Factor = 10


Power Dissipation = 375 mW Typ.pkg

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




The other outputs are tested in a similar manner.

Test procedures are shown for one latch. The other latches are tested in a similar manner.




		TEST	CURR	ENT/V	OLTA	SE VA	LUES (All	Temper	atures)	
m	A						Volts			
IOL.	ЮН	VIL	VIН	٧F	V _R	Ср	VCEX	vcc	VCCL	v _{cch}
12.0	-0.03	6.50	8.50	1.5	16 0	•	16 0	15 0	14.0	16 0

					MC68	2 Test Li	mits				TE	ST CUI	RRENT	VOLT	AGE A	PLIE	O TO PINS	LISTED	BELOW		
		Pin Under	-30	0°C	+25	°C	+79	5°C]	r	т	1	1	ſ	1	r		1	I	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	OL	ТОН	VIL	VIH	٧ _F	VR	Ср	VCEX	VCC	VCCL	Vccн	Gnd
Output Voltage	VOL	3 · 4	-	1.5 1.5	-	1.5 1.5		1.5 1.5	Vdc	3 4		2	2			1			16		8
	∨он	3 4			12.5 12.5		12.5 12,5				3 4	2	2	<u></u>		1			•		ļ <u></u>
Short-Circuit Current	¹sc	3			-6.5 -6.5	- 15 0 - 15 0	-6.5 -6.5	- 15.0 - 15.0	mAdc mAdc											1,2,15,16 16	3,8 4,8,15
Reverse Current	¹R	1 2	-			2.0 2.0		2.0 2.0	μAdc						1 2					16	8 8,15
	81 _R	15	1			16.0	ł	16 0	†	ŀ			İ		15	1				Ţ	2,7,8,9,14
Output Leakage Current	CEX	. 3 4				100 100	T	100 100	μAdc μAdc								3,16 4,16			1,2,15	8 1,2,8,15
Forward Current	Ιţ	1 2				-1 20 -1 20		-1.20 -1.20	mAdc					1 2						15,16 1,15,16	8 8
	81£	15				-9 60		-9 60	. •	1	.]						<u>.</u>		1	2,7,9,14,16	1,8,15
Power Drain Current	ГССН	16				35			mAdc		Ī		1			!				16	8
(Total Device)	1cci.	16			1	35			mAdc		1				l	ĺ.				16	1,2,7,8,9,14,15
Switching Times								-		Pulse	Pulse Out										-
	12+3+	3				300			tes	2	.3		1,15					16			8
	12-3-	3				300		1		I	.3						1				
	(2-4) (2)4-	4				250 100				} ♦	4		₩					•	!		•




ISSUE A

BLOCK DIAGRAM



The MC682 Quad Latch is useful in monitoring or storage applications. A common clock input (C), when in the high state, allows information present at the D input to be transferred to the output of the latch. When C is low, the information present at Q or $\overline{\mathbb{Q}}$, will remain at the previous level. A common Reset $(\overline{\mathbb{R}})$ input allows resetting of all Q outputs to a logic "0" state independent of C or D.

LOGIC DIAGRAM 1/4 OF CIRCUIT SHOWN



TRUTH TABLE

	С	D	Ř	Q _{n+1}	\bar{Q}_{n+1}
	0	0	0	0	1 1
ı	0	0	1	a _n	ā _n
1	0	1	0	o	1 1
	0	1	1	Q _n	ān
1	1	0	0	0	1
ı	1	0	1	0	1
١	1	1	0	0	1
Į	1	1	1	1 -	0


Input Loading Factor:


C, D = 1

Output Loading Factor = 10

Power Dissipation = 375 mW Typ/pkg


SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS






The other outputs are tested in a similar manner.

Test procedures are shown for one latch. The other latches are tested in a similar manner.



m	Α .						Volts			
lOL	юн	VIL	VIH	٧ _F	V _R	СР	VCEX	vcc	VCCL	V _{CCH}
12.0	-0.03	6.50	8.50	1.5	16.0	•	16.0	15.0	14.0	16.0

										1	0.00	0.00	0.00	1.0	10.0	1	10.0	10.0	17.0	10.0	
		Pin			MC6	32 Test Li	imits				TE	EST CUI	RRENT	VOL T	AGE A	PPLIF	D TO PINS	LISTER	RELOW		1
	I	Under	-3	OOC	+2	5°C	+79	5°C		├	, ··	1	1.	1	1		1	1	7	·	4
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lOL	Іон	VIL	VIH	VF	VR	Ср	V _{CEX}	vcc	VCCL	VCCH	Gnd
Output Voitage	VOL	3	-	1.5	***	1.5	Ī	1.5	Vdc	3	-	2	-			1		_	16	_	8
		4		1.5	÷	1.5	-	1.5	1 1 .	4		·	2		-	1	-	-	1 1		1
	V _{OH}	3	-	-	12.5		12.5		ļ .		3	-	. 2	-		1			1	-	1 1
	<u> </u>	4	·-	'	12.5	-	12.5	÷	▼	-	4	2.	h	<u> </u>		1	-		▼	-	▼
Short-Circuit	Isc	3	-	-	-6.5	-15.0	-6.5	-15.0	mAdc	-:	_	_	-	_						. 1,2,15,16	3,8
Current		4			-6.5	- 15.0	-6.5	-15.0	mAdc	-	-	-	-	-	-	-	-	**		16	4,8,15
Reverse Current	1 _R	1	-	-	-	2.0	-	2.0	μAdc	_	_		_	I -	1	ļ -		-		16	8
	1	2	-			2.0	-	2.0		-	-	-	-	-	2	-					8,15
	81 _R	15		-	-	16.0		16.0	🔻		. –	-			15	***		-			2,7,8,9,14
Output Leakage	ICEX	3	-			100		100	μAdc	-	_	-	_	_	-	-	3,16		-	1,2,15	8
Current	<u> </u>	4		-	-	100	-	100	μAdc	-		-	-	-	-	-	4,16	-	-		1,2,8,15
Forward Current	ΙF	1	_	-	-	-1.20		-1.20	mAdc		-	_	-	1		-	-	_	-	15,16	8
	l	2				-1.20		-1.20			-	-	- 1	2	-				'	1,15,16	8
	81F	15	-	~	-	-9.60	-	-9.60		-					-2			-	-	2,7,9,14,16	1,8,15
Power Drain Current	ССН	16	_	-		35	-		mAdc	-	-				-	_	-			16	8
(Total Device)	1CCL	16			-	35	-		mAdc		-			-	-	-	~-			16	1,2,7,8,9,14,15
Switching Times										Pulse	Pulse	i									
	1			ľ			ŀ			ln '	Out										
	12+3+	3				300			ns	2	3		1,15			-		16			8
	12-3-	3				300				1	3			-						****	
	12-41	4				250		ĺ		l	4							1	١٠,		l ↓ í
	1214-	4				100			▼	- ▼	4		▼					▼ .	- /		. v j









ISSUE A


Four gate arrays designed to provide four Exclusive OR functions. The output is high only if one input is high and the other input is low.






Input Loading Factor = 2 Output Loading Factor = 10 Power Dissipation = 380 mW typ

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS






Test procedures are shown for one gate only. The other gate is tested in the same manner.



п	nA		Volts													
IOL	юн	VIL	VIH	.VF	V _R	VCEX	Vcc	VCCL	VCCH							
12.0	-0.03	6.50	8.50	1.5	16.0	16.0	15.0	14.0	16.0							

							:			,	0.03	0.50	1 0.50	1.5	10.0	10.0	10.0	14.0	10.0	1
		Pin			MC	683 Test	Limits				TE	ST CURE	RENT/VC) TAGE	APPLIE	D TO PINS	LISTED	ELOW:	<u> </u>	†
	-	Under	-3	30°C	+2	5°C	+7	5°C				1	1		711111		,	JE LOW.		1
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	IOL	. Іон	VIL	V _{IH}	VF	V _R	VCEX	Vcc	VCCL	VCCH	Gnd
Output Voltage	VOL	3 3	_	1.50 1.50	-	1.50 1.50		1.50 1.50	Vdc	3	-	1,2	1,2	_	-	-	-	14	-	7
	∨он	3 3	=		12.5 12.5	-	12.5 12.5			-	3	2	1		_				-	
Short-Circuit Current	¹sc	3	-		-6.50	-15.0	-6.50	-15.0	mAdc	_	<u> </u>				_		2		14	1,3,7
Reverse Current	21 _R	1 2	-	-		4.0 4.0	-	4.0 4.0	μAdc μAdc	-	_		-	-	1 2	-	-	14 14		7
Output Leakage Current	CEX	3	-	-		100	_	100	μAdc	-				_		3,14	2		-	1,7
Forward Current	21 _F	1 2	-	-	-	-2.40 -2.40	- · -	-2.40 -2.40	mAdc	-	-	_	-	1 2	-	-			14 14	7 7
Power Drain Current (Total Device)	ICCH	14 14	-	-	-	35.0 35.0		-	mAdc mAdc		-	_		-	-	-		-	14	1,2,4,5,7,9,10,12,13
Switching Times	50.1									Pulse In	Pulse Out	-	•						17	,
Input 2 Biased at +6.5 V	t1+3+ t1-3-	1,3 				300 100	-	-	ns 	1	3	2 2	-			1	14 	~		7
Input 2 Biased at +8.5 V	t1+3- t1-3+					100 300		- '				. –	2 2	-		-		-		, .

,



The MC684 high threshold decade counter consists of four J-K flip-flops plus additional gating to accomplish the counter function. The flip-flops change state on the negative transition of the clock pulse.

An asynchronous master reset (\overline{MR}) clears all flip-flops regardless of the state of the clock. Each flip-flop is provided with an individual set (\overline{S}) input which permits any flip-flop or combination of flip-flops to be set by applying a low level to the appropriate set inputs when the clock is low. One may also set the outputs by applying a low level to the set inputs when the master reset (\overline{MR}) pin is low, then taking \overline{MR} high before the set pins are taken high.

Inputs CE, TC_{in} and output TC_{out} are useful in cascading counters. TC_{out} provides an output pulse each time the counter reaches its maximum count. All unused inputs should be connected to V_{CC} . The MC684 is self-correcting for BCD states from 10 thru 15.

V_{CC} = Pin 16 Gnd = Pin 8

Input Loading Factors:

MR = 5

Clock, CE = 1

TC_{in}, S0, S1, S2, S3 = 2

Output Loading Factor = 10


al Power Dissipation = 480 mW typ/pk

Total Power Dissipation = 480 mW typ/pkg
Toggle Frequency = 0.5 MHz min

COUNT SEQUENCE

COUNT		(OUTPU	T	
COON	TC	СЗ	Q2	Q1	00
0 1 2 3 4 5 6 7 8 9	-00000000	000000001	00001	0011001100	0 1 0 1 0 1 0 1


LOGIC DIAGRAM



See General Information section for packaging.

WC004

ELECTRICAL CHARACTERISTICS




BEST COPY


							T	ST CURRE	NT VOL	TAGE	VALUES	(All Ter	nperature	si	
							mA				Volts				-
							OL OF	VIL V	IH VE	VR	VCEX	Vcc	VCCL	Vccн	Η
							1201-00	3 6 50 8	50 1.5			150		16.0	'
		Pm		MC684 Tes	t Limits									<u> </u>	-
0:		Under	- 30°C	+25°C	+75°C		TEST	CURRENT/	VOLTA	GE APP	LIED TO	PINS L	STED BE	LOW:	1
Characteristic	Symbol	Test	Min Max	Min Max	Min Max	Unit	IOL IOF	VIL V	u Ve	V _R	VCEX	Vac	1 1/	1 14	⊣ _
Control No. talk	VOε	3	1.5	1.5	1 15	Voc	3	1	77		TUEX	*66	VCCL 16	VCCH	
		. 4 · 11			1		4		1			1	. 10		3
		1,2				- 1	11		1		1	i	.		1 1
		15	. 1	. •		1 1	12		:	1	}	i			
	7.04	. 3		12.5	12.5	V-n	3	2		+	+	<u> </u>			- '
İ		4		1 -			4	5		į			16	! i .	3
		11		1 1		: !	11	10		i			ì		
		,,					- 12	2 14 5.6	.7.			i		į	
		13		1	<u> </u>	•	13	9.1	0 :					: !	
Short Lin Lit Carrent	'sc	3		-65 -150	-65 -150	n-Ade	· · · ·	1 2 .		+	 		<u>''-</u>		<u>'</u>
		4						5	:		!			16	8
		11						10		1					.
		· · · · i						2.14 - 5.6		1]				1
		13			i : i			9.1	0		ļ i			1	
Reverse a vergion	18	6		2.0	2.0	u Ade	-	+'	+	1-	 			7	 '
		7		2.0	20	171				6			16		8
	21B	2		40	4 0				-	2					
'	1	5	;		; [i	!		5					
	1	10			i i		i		1	9		}			
		14					i			10					
	510	1		10.0	10 0		 	į ir		14	j				1 1
2010 11 Fakade Current	ICE X	3		100		- Acic				1					1
	•	4			+ 1	1		5 .			3 16	ĺ	1		8
		11		1 1 :			!	10			4 16				
		1.5					:	2.14 5.6.			12.16	1	į		
		13 '		1 1	• •			9 10)	l .	i i	1	į		
alitar outrer t	iş	6 :		-1 20	-1.20	mAuc		14	+	<u> </u>	13 16 .				'
		7		-1 20	-1 20	1		,	6 7	İ .	:	1	:	16	8
	21£	2		-2 40	- ? 40		i		2			- 1	-		
		5 ;			1			!	5	:	į		i		-
		10					•	,	9			i		. !	i
	i	14	i				i		10		į.	1			- 1
	5i g	1	:	-60	.60	•	:		1 1			1	i	1	1
to entirear Carrent	ТОСН	16		45		mAde			+ '-					1	
fisital Device	1001	16		45		mAn	:	:			1	i	1	16	8
					,		;	i	1 !		ļ	i			2567
witching Parameters	:			Тур			Pulse In	Pulse Out	+						9,10 1
like transa	1	6.3		170					-			. :	1	. [
Tandhila 🕡 🔾	I _{1,(1} ,)	6,3		300	1 :			ي د	1 :			10		1	8
Turn On Deal 10	1000-	6.12		220			1 1	3 10				- 1	1	1	
Turn Off Delay TC	t ₁₁₁₁ . i	0,12	1 1	400				12	1		1	1 1			1.
						1	7]	12	1 1		!	1	- 1	- ;	


MC 684 DECADE COUNTER

LOGIC DIAGRAM




TOGGLE MODE TEST CIRCUIT





Waveform at TPout must conform to truth table


TYPICAL INTERCONNECTION DIAGRAM




Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications, consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and

is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others

TOGGLE MODE TEST CIRCUIT





Circuit diagrams utilizing Motorola products are included as a means of illustrating typical semiconductor applications: consequently, complete information sufficient for construction ourposes is not necessarily given. The information has been carefully checked and


is believed to be entirely reliable. However no responsible assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described any license under the patent rights of Motorola Inc. or others



MOTOROLA Semiconductor Products Inc.

ISSUE 3

MC685



V_{CC} = Pin 16 Gnd = Pin 8

Input Loading Factors: MR = 5 Clock, CE = 1 TC_{in} , $\overline{S}0$, $\overline{S}1$, $\overline{S}2$, $\overline{S}3 = 2$ Output Loading Factor = 10

Total Power Dissipation = 480 mW typ/pkg Toggle Frequency = 0.5 MHz min

The MC685 high threshold binary counter consists of four J-K flipflops plus additional gating to accomplish the counter function. The flip-flops change state on the negative transition of the clock pulse.


An asynchronous master reset (\overline{MR}) clears all flip-flops regardless of the state of the clock. Each flip-flop is provided with an individual set (\bar{S}) input which enables any flip-flop to be set regardless of the state of the clock.

Inputs CE, TC_{in} and output TC_{out} are useful in cascading counters. TCout provides an output pulse each time the counter reaches its maximum count. Negative transitions of CE and TCin should occur when the clock is low to avoid incrementing the counter. All unused inputs should be connected to VCC.


COUNT SEQUENCE TRUTH TABLE

COUNT		0	UTPU	T	
	TC	Q3	Q2	Q1	00
0	0	0	0	0	0
1	0	0	0	0	1.
2	0	0	0	1	0
3	0	0	0	1	1
4	0	0	1	0	0
5	0	0	1	0 -	1
6.	0	0	1	1	0
7	0	0	1	1	1
8	0	1	.0	0	0
9	0	1	0	0	1
10	0	1	0	1	0 .
11	0	1	0	1	1
12	0	1	1	0	0
13	0	1	1	0	1
14	0	1	1	1	0
15	1	1	1	1	1

LOGIC DIAGRAM




See General Information section for packaging



BEST COPY


											TES	T CUP	RENT	/VOLT	AGE \	ALUES	(All Ten	perature	51	
										-	nA					Voits				1
										IOL	ГОН	VIL	VIH	٧F	V _R	VCEX	· Vcc	VCCL	VCCH	•
										12.0	-0 03	6 50	3 50	115	16 C		15.0	14.0	16.0	-
		Pin			MC	685 Tes	t Limit	5		Ī .										1
		Under	- 3	0°C	-2	5°C	+75	o°C			1 E S 1 C	URRE	N I /VO	LIAG	E APPL	LIED TO	PINS LI	STED BE	LOW	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	IOL	ГОН	VIL	VIH	\ V _F	VR	VCEX	· VCC	· VCCL	Vccн	Gna
Output Molitage	VOL	3	-	1.5	: -	1.5		1.5	Vicio	3		-		•		1		10		<u> </u>
		4 11						. !		4	;	:				1				
		12		1				:	. 1	11		1				!				
		13		. 1		. 🔻		_ 🔻	1	13			:			1	•	•		
	Y⊙⊨	3			- 125		12.5		Vac		3	2				-	-	175	•	
		4 11					i				4	5				!				
		12							!		11 12	10	567.							
						1				Ì			9 10		1	•		_		
		13	<u> </u>		<u> </u>				V		13	14			!					. 1
Short Circuit Gurrent	'SC	. 3 . 4			-65	-150	-6.5	-150	mAdc			3			:	i		16		-
		11				. 1	: -	. !				10								
		12				: .	. !		1				567	:	t					
					÷							!	9 10		i	:				_
		13			: *	· •	· · ·		· '	ļ	<u>.</u>	14						1		
Reverse Current	. =	5 7	:			, 20		2 O	: ⊾Agc		•				6			16	1	, 3.
	2- p	2				40		40	1										1	
		5				- 1	:	-	! :	l				:	. 5				į.	
		9										:			. <u>ā</u>					
		10 14	:					_		ĺ		ļ		i	10				!	
	51 🖪	1				100		10.0												
Dutout Les-lage Current	ICE X	3				100		100	TuAdo			, 2				3.16				
33 65 260 340 55 6	CEX	7						100	2.400			5		:	:	4 16				5
		11						:				10		1		11.16				
		12				: 1		:	-			2 14	55 ° 910	1		12.16				
		13				. 🚺	1		▼			14	3 10	١.		13 18				•
Forward Current	. 5	-5	-		-	-1 20		-1 20	mAge					16					l t	5
						-1 20		-1 20						: -	:					
	21=	2 5				-2 40		-2 40						. 3						
		ō.										:		. 5						
		10						,						10	i					
		14					:	•	1 <u>:</u>	ł		:		14					_	_
	5 =					-60		-6.0	▼			·								<u> </u>
Power Orain Current Total Device:	con	16	;		-	40			1 may										144	
TOTAL DEVICE	1001	16	•			40			M+ 10	1		i .							٠.	25 + 1 + 6 16 14
Switching Parameters				!		Тур				Pul	se In	Pulse	Out	<u> </u>						
Turneum Dela, G	\$1:00 -	-3-3				17C	-		75	-	u.						14			٤.
Turn-Off Delay - Q	toe.	53				300														
Turn-On Delay - TC	ipe-	6,12	:			220			;			. 1	1		:					
Turn-Off Delay - TC	too-	6.12	i		ı	400				١,			-							٠
	100.7									<u> </u>	<u> </u>	<u> </u>					<u> </u>			

TOGGLE MODE TEST CIRCUIT




Waveform at TP_{out} must conform to truth table

TYPICAL COUNTER WAVEFORMS



ISSUE C

MC685



V_{CC} = Pin 16 Gnd = Pin 8

Input Loading Factors:

MR = 5
Clock, CE = 1
TC_{in}, \$0, \$1, \$2, \$3 = 2

Output Loading Factor = 10

Total Power Dissipation = 480 mW typ/pk

Toggle Frequency = 0.5 MHz min

The MC685 high threshold binary counter consists of four J-K flip-flops plus additional gating to accomplish the counter function. The flip-flops change state on the negative transition of the clock pulse.


An asynchronous master reset ($\overline{\text{MR}}$) clears all flip-flops regardless of the state of the clock. Each flip-flop is provided with an individual set (S) input which permits any flip-flop or combination of flip-flops to be set by applying a low level to the appropriate set inputs when the clock is low. One may also set the outputs by applying a low level to the set inputs when the master reset ($\overline{\text{MR}}$) pin is low, then, taking $\overline{\text{MR}}$ high before the set pins are taken high.

Inputs CE, TC_{in} and output TC_{out} are useful in cascading counters. TC_{out} provides an output pulse each time the counter reaches its maximum count. Negative transitions of CE and TC_{in} should occur when the clock is low to avoid incrementing the counter. All unused inputs should be connected to VCC.

COUNT SEQUENCE TRUTH TABLE

COUNT	OUTPUT /											
	TC	Q3	02	Q1	QO							
. 0.	0	Q	0	0	0							
1	0	0	0	0	1							
. 2	0	0	0	1	0							
3	0	0	0	1	1							
4	0	0	1	0	0							
² 5	0 -	0	1	0	1.							
6	0.	0	1	1	0							
7	0 0 0	a	1	1	1							
8.	0	1	0	0	0							
9 9	0	. 1.	0	0	1							
10	0	1	. 0	1	0							
11:	0	. 1	0	1	1							
12	0	. 1	1	0	0							
13.	0:	1;	. 1	0	1							
14	0	1	1	1	0							
15	. 1	1	. 1	1	1							

LOGIC DIAGRAM



See General Information section for packaging

Characteristic

Output Voltage

Short Circuit Current

Output Leakage Current

Forward Current

Power Drain Current

Switching Parameters

Turn-On Delay Q

Turn-Off Delay Q


Turn-On Delay - TC

Turn-Off Delay TC

(Total Device)

Reverse Current

ELECTRICAL CHARACTERISTICS



Under

Test

13

· 3

11 12 13

11 12

6 7

9 10 14

3

11 12

6 7

2 5

9 10

1

16

16

6,3

6.3

6,12

6.12

Symbol

VOL

VOH

21 R

51 R

1_F

21_F

51_F

1ССН

CCL

toa.

-1 20 -1 20

-2.40

-6 O

mAde

mAde

Pulse In

Pulse Out

3

12

12

-1.20 -1.20

-2.40

-6.0

45

45

Typ

170

300

220

400

- 30°C

Min Max

							TES	ST CU	RRENT	/۷01	TAGE	VALUES				
							1A	T			TAGE	VALUES		mperatur	es)	
						lor	ІОН		VIH	VF	Ve			Vccı	1 1/	
_	MC	605 To	st Limi			120	-0.03	6.50	8.50	1.5	16.0				VCCH	
		5°C		5°C	Т	· 1	EST C	URRE	NT/VO	LTAC	E ADI	LIED TO				\dashv
1	Min	Max	Min	Max	Unit						JE AFI	LIED 10	PINS L	ISTED B	ELOW:	
1		1.5	+	1.5	Vdc	IOL 3	ТОН	VIL	VIH	VF	VR	VCEX	Vcc	VCCL	Vcсн	Gnd
			-			11 12 13								16		8
-	12.5		12.5	-	Vdc		3	2			+	+		V		!
	•	-				-	4. 11 12	5 10 2.5, 10,14	6.7.9					16	-	8
	-6.5	-15.0	-6.5	-15.0	mAdc			2				 	<u> </u>	<u> </u>	<u> </u>	V
	•	•	V -					5 10 2.14	5.6.7. 9.10					-	16	8
	- 1	2.0		2 0	µA(Ic						6	<u> </u>		-	V	▼
		2.0		2.0 4.0 10.0						-	7 2 5 9 10 14	-		16	-	3
	İ	100		100	Ade			2 5				3,16				8
								10	5.6.7. 9.10			4,16 11.16 12.16				

13.16

16

16


16


2.5.6.7.8 9 10.14

2

10 14


TOGGLE MODE TEST CIRCUIT






Waveform at TPout must conform to truth table

TYPICAL COUNTER WAVEFORMS





V_{CC} = Pin 16 Gnd = Pin 8

Input Loading Factors:
MR = 5

Clock, CE = 1 D, \$0, \$1, \$2, \$3 = 2

Output Loading Factor = 10

Total Power Dissipation = 480 mW typ/pkg

Toggle Frequency = 0.5 MHz min

The MC686 high-threshold shift register consists of four J-K flip-flops connected in serial fashion. The flip-flops change state on the negative transition of the clock pulse. Q outputs are available from all four stages, and $\overline{\mathbb{Q}}$ from the last register stage.


An asynchronous master reset (\overline{MR}) clears all flip-flops regardless of the state of the clock. Each flip-flop is provided with an individual set input (\overline{S}) which enables any flip-flop to be set regardless of the state of the clock.

The clock enable (CE) control provides a means of inhibiting the clock input. Negative transitions of CE should occur when the clock is low to avoid shifting the register. All unused inputs should be connected to VCC.

TRUTH TABLE


COUNT	٥	03	02	Q1	Q 0
0	1	0	0	0	0
1	1	. 0	0	0	t
2	. 1	. 8	0	1	í
3	1	0	1	. 1	1
4	1	1	1	1	1
0	0	1	1	1	1
[1]	0	1	1	1	0
2	0	T T	1	0	0
3	0	1	0	0	0
4	0	0	0	0	0

BEST COPY



See General Information section for packaging.

ELECTRICAL CHARACTERISTICS



BEST COPY


											TES	T CUP	RENT	VOL	AGE V	ALUES	All Ten	peratures	;)	1
											nΑ					Volts				1
										OL	Іон		VIH	٧F	VR	VCEX	Vcc	VCCL	Vccн	1
	T		.							120	-0 03	6 50	8.50	1.5	16 0	16.0	15.0	140	160	1
		Pin		0°C		686 Tes	_		Υ	٠,	TEST C	UŘRE	NT/VO	LTAG	E APPI	IED TO	PINSII	STED BE	LOW	1
Characteristic	Symbol	Under	Min		+	Max	Min	5°C .	┦								r 1143 C1	3160 86	LOW	
Output Voitage	VOL	3		15	With	1.5	Min		Unit	IOL	10н	VIL	VIН	VF	VR	VCEX	Vcc	VCCL	Уссн	Gno
	, 50	4	_	113		1 13		15	Vdc	3	-	.	-		-			16	-	. 3
		11								11	1		1	-	7.		-		-	
		13	-	•			-	🛓	1 1	13		▼		٠.		-		1		1 .
	<u></u>	12	<u> </u>	-	+	-	├ ──	V	1	17	ا چندماليون	4	<u> </u>		<u> </u>	-		■ ▼		•
	∨он	3		1 .	125	-	15.2	1	A AMERICA		F 1	1 2		-				16		Ė
		,,		١.			1 1	1.0.	ILL	L			٠.	-		-				1
		12		1	1	-	1	UA	10!		50.54					-			-	1 1
		13				-		2	. 9	5						-	1			
Short Circuit Current	¹sc	3			-6.5	-15.0	-48	40	ישל	A STATE OF THE STA	1	60.0	_	-	 -	-		16		3
,		4	*.	-	1		8	115	Service Control	241	78 00		-			-	-	1 7		3
		13				1	5.63	411	71							-	1 -		1	
		12	-			♦	捕	"		- 12	שעות		-		-	-	-			1
Reverse Current	I B	6		-	 `	2.0	-	111	NE		April 1	71		-	<u> </u>		ļ -	<u> </u>	ļ	<u> </u>
		7		1		2.0		7//	1600		15	· 是 在		١, ٠	6 7		-	1,6	1	- 5
	2! a	2				40	1	10 M		7/1/	A STATE	and the			2				1	į.
		5					7	150	100	a	W	5	Z.		5		1		ļ	
		9 ·							257		被基準 之				9	-				ļ
		14		1		1 1	,	1250	2.48%	-11		A			10					
	51 a	1				10.0	1	01			4%			i	14	İ		1 1		
Output Leakage Current	1CEX	3		-	 	100	<u> </u>	- 01			with the	1000	487.	<u> </u>	1-	-	ļ	V	L	1
,.	CEX	4			l	100			STATE OF THE PARTY		Ī	5		İ		3.16 4.16			ļ	; 3
		11			İ					l		10	ĺ		ĺ	11 16	1			!
	İ	13			ļ				1 1	1		14	-			12.16				
Forward Current	' £	6				V		V	V	ļi		1		Ĺ		13.16	<u> </u>			. 1
Sind Contin	-	7			١.	-1 20 -1 20		-1.20 -1.20	mAdc					6		-			16	3
	21=	2			l	-2.40		-2.40					İ							'
	- ']	5			ļ	1 2 30		1		1		~		2			1 -		1	
		9	-		-		-			-	-			9	-					
		10			"				.			-	-	10	-	-	-			!
			1		-	V	-	ı			-			14	-	1				1 :
ower Orain Current	51 _E	1				-6.0	·	-60	₩		- '	-	-	1	-		L ·	-		•
Total Device:	'CCH	16		-	-	40		-	mAdc		· - '						-		16	3
	,CCF	16	-	-	-	40	-	-	mAdc	-	-	-		-		-	-		16	2.5 6.
vitching Parameters						Тур				Puls	e in	Pulse	Out	L					-	9 10
Furn On Delay Q	tog-	6.3		2.1	_	170	_		ns	6		. 3			· _		1,6			
Turn-Off Delay - Q	1	6.3	_	_		1	_							_	Ī.	_	16		1	3
Furni-Off Delay III Q	[†] 0d+	6.3	-	-	-	300			ns	6	i	3					16			



MOTOROLA Semiconductor Products Inc.

MC686

ICCLIC C



V_{CC} = Pin 16 Gnd = Pin 8

Input Loading Factors: MR = 5 Clock, CE = 1 D, 30, 31, 32, 33 = 2

Output Loading Factor = 10

Total Power Dissipation = 480 mW typ/pkg

Toggle Frequency = 0.5 MHz min

The MC686 high-threshold shift register consists of four J-K flip-flops connected in serial fashion. The flip-flops change state on the negative transition of the clock pulse. Q outputs are available from all four stages, and $\overline{\mathbb{Q}}$ from the last register stage.


An asynchronous master reset (\overline{MR}) clears all flip-flops regardless of the state of the clock. Each flip-flop is provided with an individual set input (\overline{S}) which permits any flip-flop or combination of flip-flops to be set by applying a low level to the appropriate set inputs when the clock is low. One may also set the outputs by applying a low level to the set inputs when the master reset (\overline{MR}) pin is low, then, taking \overline{MR} high before the set pins are taken high.

The clock enable (CE) control provides a means of inhibiting the clock input. Negative transitions of CE should occur when the clock is low to avoid shifting the register. All unused inputs should be connected to VCC.

TRUTH TABLE


COUNT	D	Q3	Q2	Q1	00
Ο,	1	0	0	0	0
1	10	0	0	0	1
2	1 _	0	0	1	1
3	1	0	1	1"	1.
4	11.4	1	1	1.	1
0	0	. 1	1	1.	. 1
. 1	0	1	. 1	1	0
2	O.	1	1	Œ	0
3	0	1	0	0	0
4	0	0	. 0	0	0

LOGIC DIAGRAM




See General Information section for packaging.

ELECTRICAL CHARACTERISTICS




	TES	T CUR	RENT	VOLT	AGE V	ALUES (All Tem	peratures)			
m	mA Volts											
_lor	ІОН	VIL	VIH	٧F	VR	VCEX	Vcc	VCCL	Vссн			
120	-0 03	6.50	8.50	1.5	16.0	16 0	15.0	14.0	16.0			

					<u> </u>					120	-0 03	6.50	8.50	1.5	16.0	16 0	15.0	14.0	16.0	
		Pin	<u> </u>			86 Tes				Ι,	EST C	1000	NEWO							
	·	Under		o°C	-	5°C	+79	oc.]	ļ. '	E31 C	UHHE	N I / V O	LIAGI	E APPL	IED TO	INS LI	STED BE	LOW:	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	10L	10н	VIL	ViH	VF	VR	VCEX	Vcc	VCCL	Vccн	Gnd
Output Voltage	VOL	3		1.5		1.5		1.5	Vdc	3		1			-	-		16	-	8
		11	İ			'			1 1	11	ł			-	·	-		1 1	-	
	l	13	-				_			13	1	♦			1		-		-	
,		12		1		_ ♥	-	. ▼	▼	12		14								
	∨он	3		-	12.5		12.5		Vdc	-	3	2				~		16		8
		4									4	5						Ī	-	lĭ
		11 12						-		1	11	10	٠ _			.=			-	
		13			♦					1	13	14	-		_	-	_			
Short Circuit Current	¹sc	3	-	<u> </u>	-6.5	-15.0	-6.5	-15.0	mAdc	 	 	2		<u> </u>				-	-	-
	30	4			1		1	13.0	1			5						_	16	8
		11							1 1	-		10		-	-			-	1	
		13 12				👃				1	-	14	-	· ·		-	-		1 1	1 1
Reverse Current	1 -	6	, -			. 2.2	<u> </u>	V	<u> </u>	<u> </u>	<u> </u>	1	-		-	-		<u> </u>		V
neverse Corrent	¹R	7				2.0		2.0	дAde	1	l			<u>.</u>	6 7		-	16	-	8
	21 _B	2				4.0		4.0		1		,				-	-		· ·	
	H	5	٠.			14.0		4.0							2 5		-			
		9								٠.			3.1	-	9 .		_	l I		.h
		10	-				1						,	ļ	10	-	-	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		
	_	14			-	♥		•	1.1	-				-	14	***	-		1.5	
·	51 R	1.				10.0		10.0	₩.	<u> </u>					1		-	V		
Output Leakage Current	CEX	3 4				100		100 .	µAdc		i	2		-	-	3,16				3
		11										5 10		_		4,16 11,16		-	i	
		13										14	i –		-	12.16	Ī			1 1
		12				▼ .		•	▼			1	-	-		13.16		-		♥
Forward Current	. 1 F	- 6				-1 20		-1.20	mAdc			٠.		6					16	3
		7				-1.20		-1.20						7	-		-			1 1
	21F	. 2				-2.40		-2.40	-					2	-			-		
		9					-		l I .			-		5 9		-	Ī	-		
		10	. 1		-				1 1		_	_		10	-	-	-	-	1	F
ľ		14	İ			•		•					-	14				_		
	51F	1	1	1		-6.0		-6.0	♦	1	-			1				_		
Power Drain Current	¹ CCH	16				45			mAdc		-				_				16	8
(Total Device)	CCL	16	1	.		45			mAdc	-			_					_	16	2.5.6.7
	- : : -																}		"	9.10.1
Switching Parameters		1.		7		Тур	. 7			Puls	e In	Pulse	Out						1	
Turn-On Delay - Q	tpd-	6,3		-		170			ns	-	5		3		-		16		-	8
Turn-Off Delay - Q	t _{pd} .	6,3	.	-	-	300		~-	ns	6	5	;	3				16	_	_	3



 $t_r \le 20$ ns (10% to 90%) $t_f \le 20$ ns (90% to 10%) DUTY CYCLE = 50%




Waveform at TPout must conform to truth table



MOTOROLA Semiconductor Products Inc.

MC688

ISSUE A



V_{CC} = Pin 16 Gnd = Pin 8 This negative-edge-clocked dual J-K flip-flop operates on the master-slave principle. This device provides both SET and RESET inputs on both flip-flops in the package. Each flip-flop may be set or reset by applying a low level to that particular input when the clock is low.

The J and K inputs are inhibited when the clock is low and enabled when the clock is high. The logical state of the J and K inputs MUST NOT be allowed to change when the clock is in the high state.

Input Loading Factor:


R. S Inputs = 2

Other Inputs = 1

Output Loading Factor = 10

frog = 2.6 MHz typ

Total Power Dissipation = 375 mW typ



TRUTH TABLE

		t,	n	tn	+ 1
R	S	J	К	a .	a
0 1 1 1 1 1	1 0 1 1 1	x . 0 0 1	x 0 1 0	0 1 g 0 1 g n	100°100°

0 = Low state

1 = High state

x = Don't care

t_n = Time period prior to negative transition of clock pulse.


tn+1 = Time period subsequent to negative transition of clock pulse.

 Q_n = State of Q output in time period t_n .

= Clock pulse must be in low state

ELECTRICAL CHARACTERISTICS

Unless otherwise noted, tests are shown for only one flip-flop. The other flip-flop is tested in the same manner.




		ST CU	RENTA	OLTA	SE VAL	JES (All T	emperatur	es)	
n	nΑ				Volts		- i		
OL	ГОН	VIL	VIH	VF	VR	VCCL	VCCH	Vcc	VCEX
12.0	-0.03	6.50	8.50	1.5	16.0	14.0	16.0	15.0	16.0

										40.0	 		+		_ · n	, CCL	1 CCH	1 . CC	VCEX	1	1
			T		MC6	88 Test L	imite			12.0	0.03	6.50		1.5	16.0	14.0	16.0	15.0	16.0	1	
Characteristic		Pin Under		30°C	_	25°C		′5°C	T	1			TEST C	URREN D PINS	T/VOLT	AGE APP	LIED			1	
	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lOL	ЮН	VIL	VIH	VF		,	т	T	, 	4	i .
Output Voltage	VOL	6	-	1.5		. 1.5	_	1.5	Vdc	6	- OH	1,5	2,3,4	+	V _R	VCCL	VCCH	Vcc	VCEX	CPa	Gnd
		6	-	1	-		-	1 1		7		1,4	2,3,4	1 -	1 -	16	-	-	-	-	8
	1	7		1 1	-		-	li		6	-	3	2,4,5	_	_	1 1	_	_	_	-	1 1
	VOH	6	12.5		12.5	 '	-	-	1	.7		2	3,4,5	_	-	1 1	_	_		;	1 1
		7	1	_	12.5	_	12.5	-	Vdc	-	6	1,4	2,3,5	-	_	16		<u> </u>		 	 ' _
	1	6		-		_		_		-	7	1,5	2,3,4	-	_	Ĭ		_	_	_	8
	ļI	7	•	-	+	-	ł	-	1 1		6	2 3	3,4,5	-	- 1		-	_		1	1 1
eakage Current	CEX	6]			100		100	µAdc				2,4,5	<u> </u>	-					1	1 1
		7			-	100		100	μAdc	_	_	-	-	-	-	-	-	2,3,5	6,16	_	1,4,8
hort Circuit Current	'sc	6	-6.5	-15	-6.5	-15	-6.5	-15	mAdc				 		<u> </u>			2,3,5	7,16		1,5,8
	L	7	-6.5	-15	-6.5	-15	-6.5	-15	mAdc	- 1	_	_	-	-	-	16	- 1	2,3,5	_	_	1,4,8,6
leverse Current	'R	1				2.0		2.0	μAdc							16	-	2,3,4		-	1,5,7,8
	1 1	2	-	-	·					_	_	_	_	-	1 1	16	-	~		_	8
		4		_			-			- 1	_	_	_	~	3		-	-	-		1,8
		5	-	_	_	4 1	-		1 1	-	-	-		_	4		_	_		-	1,8
orward Current	ΙĘ	1		-1.20		-1.20								-	5	+ 1	_	_	_	_	8
		2		-1.20	_	-1.20	_	-1.20 -1.20	mAdc	-	-	-		1	-		16				
		3	-	-1.20		-1.20	-	-1.20	1 1		-	-	-	2	-	-	1,16	_	_	_	8 4,8
	21F	4		-2.4	_	-2.4	_	-2.4	.		~	-		3		-	1,16	-		-	5,8
		5		-2.4	-	-2.4	- 1	-2.4	1		_		-	4	-	- 1	16		-	_	1,2,3,5
ower Drain Current	'CCL	16				35			mAdc					5			16			-	1,2,3,4
						1	.	1	Auc	-	-	-	-		-	-	16				1,2,3,4,5,8,
oth Flip-Flops)	ССН	16		-		30			mAdc										l	ļ	12,13,14,15
s not listed are lef	t open					———								-	-	- 1	16				8



TOGGLE MODE TEST CIRCUIT



SWITCHING CHARACTERISTICS

		-30°C	25	°C	+75°C	
Characteristic	Symbol	Тур	Min	Тур	Тур	Units
Propagation Delay					- 7,5	3
Delay from \overline{S} to $\overline{\mathbb{Q}}$	^t pd~	65	-	80	100	ns
Delay from R to Q	t _{pd} -	65		80	100	ns
Delay from S to Q	tpd+	250		300	400	ns
Delay from ₹ to ₵	t _{pd} +	250		300	400	ns
Delay from C to Q or Q	tpd+	300		350	450	ns
Delay from C to Q or Q	t _{pd} -	85	-	100	130	ns
J or K Input	t _{setup} .	55		60	70	ns
J or K Input	^t hold	26		24	0	ns
^f Toggle	fTog	-	1.0	2.5		MHz

OPERATING NOTES

- 1. If any input of the MC688 is not used, it should be returned through a 2 k Ω resistor to VCC. This is particularly true of SET and RESET inputs, as these are most susceptible to noise. A single resistor may be used for up to 300 unused inputs.
- 2. The truth table shown for the MC688 is completely valid only when J & K inputs remain unchanged throughout the entire period when the clock input is high. This is a master-slave device, with the master receiving its instructions while the clock input is high. A study of the logic diagram will reveal that the J & K inputs can cause the master to reverse states once and only once while the clock is high. Thus, if while the clock is high the logic signals of the J & K inputs are such that the flip-flop should reverse states at the negative clock transition, it will reverse states on the negative clock transition regardless of any subsequent change of J or K.


The master-slave principle as used in this device leads to the aforementioned restriction which may not be desirable in some instances. However, it can be shown that an MHTL system is inherently more susceptible to negative-going noise than positive-going due to the difference in impedance levels. The design of the MC688 is such that negative-going noise appearing on the J or K inputs must last throughout the entire duration of the


- clock pulse to have any effect. The net result can well be a system with greater than expected noise immunity if care is used in other areas of the system.
- 3. The SET and RESET inputs control the output states when activated while the clock is low. A logic zero on these inputs has no immediate effect on the outputs if the clock input is high, but it can change the state of the master section. As an example, consider SET & RESET high, all other inputs and Q output low. If a clock pulse is received under these conditions, the output will not change. However, if SET is momentarily activated with a logic zero while clock is high, the flipflop will reverse states on the trailing edge of the clock. This provides a means of synchronous data entry into the device without using J & K inputs. This feature is quite useful in certain types of shift registers and counters made with the MC688.
- 4. As with other saturated logic devices, input rise and fall times should be minimized for best operation. The most critical input in this respect is CLOCK, which should have a transition time of less than $0.5~\mu$ sec in either direction (measured from 6.5 to 8.5 volts). Failure to observe this restriction may result in triggering on positive clock transition or multiple triggering on negative clock transition.

MC689

ISSUE A

The MC689 is a high threshold hex inverter with open collector outputs. It is designed to drive low current lamps, interface with discrete components, and to interface high level logic to any logic level from 4.0 volts to 20 volts. The input diode has been left off the circuit so it may be exapided to any number of inputs.






Positive Logic: $2 = \overline{1}$

Input Loading Factor = 1
Output Loading Factor = 10
Propagation Delay Time = 150 ns typ
Typical Total Power Dissipation with
VCC @ 15 V

Inputs High = 173 mW Inputs Low = 55 mW

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS




TPin 7.5 V
Gnd
TPout
Gnd

R = 510 ohms for t_{pd} test. = 3.6 k ohms for t_{pd} + test.

ELECTRICAL CHARACTERISTICS



Test procedures are shown for only one inverter. The other inverters are tested in the same manner.



ı		TEST	CURE	RENT/	OLTA	AGE (All	Tempera	tures)						
	п	mA Volts												
	OL:1	IOL 2	VIL	VIH	٧F	VCEX	vcc	VCCL	Vccн					
	10.0	20.0	7.00	8.50	0.5	20.0	20.0	12.0	25.0					

		Pin			MC6	89 Tes	t Limi	ts		750	TOURRE	· · · · · ·	1. TAC	- A DO	150.70		CT. C. C.		1
	Í	Under	-30	0°C	+29	5°C	+7	5°C		153	TCURRE	V 17 V C	LIAG	E APPL	TIED IO	PINS LI	21FD RF	LOW:	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	lOL 1	IOL 2	VIL	VIH	VF	VCEX	Vcc	VCCL	VCCH	Gnd -
Output Voltage	VOL 1	2	_	0.5		0.5	_	0.5	Vdc	2	-		1	-		14	l –	_	7
•	VOL 2	2	-	1.0	-	1.0	_	1.0	Vdc	_	2	_	1	_	_		14		7
Output Leakage Current	CEX	2		75	-	75	_	75	μAdc	_	-	1	_	_	2	14			7
Forward Current	۱۴	1	_	-1.20		-1.12	-	-1.12	mAdc.		-	_	_	1		14	-		7
Power Drain Current	ICCL	14	_		_	15.0	-	_	mAdc	_	-	_	_	_		_		14	1,3 5,7,9,11,13
(Total Device)	¹ ССН	14	_		-	28	-		mAdc		-		_	-	_	14			7
Switching Times										Pulse In	Pulse Out								
	t1-2+	2	-	-	-	300	-	-	ns	1	2		_		-	14		_	7
	11+2-	2		_		200			ns	1	2		-		-	14	-	-	7


Pins not listed are left open


NOTE: All Tests must be performed with a 1N2369 input diode or equivalent.

MC690

ISSUE A


The MC690 is a high threshold hex inverter and utilizes an active pull-up to minimize output impedance. This circuit is useful in high noise environment applications. The input diode has been left off the circuit so it may be expanded to any number of inputs.






Positive Logic: 2 = 1
Input Loading Factor = 1
Output Loading Factor = 10
Propagation Delay Time = 150 ns t
Typical Total Power Dissipation with
VCC @ 15 V
Inputs High = 173 mW
Inputs Low = 55 mW


SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS





RICAL CHARACTERISTICS

Test procedures are shown for only one inverter. The other inverters are tested in the same manner.




	TES	T CURRE	NT/VOL	TAGE	VALU	ES (A	l Temp	eratures)	
	mA					Vo	olts		
UOL 1	OL 2	Юн	VIL	V _{IH}	٧F	VR	vcc	VCCL	VCCH
10.0	20.0	0.10	7.00	8.50	0.50	16.0	20.0	12.0	25.0

		Pin	L	M	C690 T	est Lim	nita				TECT (•		1 20.0	12.0	25.0	1
		Under	-3	0°C	+2	5°C	+7	5°C]	ĺ	IESI (URRENT/V	ULIA	GE API	PLIED	TO PI	NS 1. IST	LED BET	OW:	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	OL 1	OL 2	юн	VIL	VIH	VF	VR	Vcc	VCCL	VCCH	Gnd
Output Voltage	VOL 1	2	<u> </u>	0.5	-	0.5	-	0.5	Vdc	2			-	1	 -	 -:"		14	- CCH	7
	VOL 2	2	-	1.0	-	1.0	-	1.0	Vdc	-	2	_		1	_		14			, ,
•	VOH 1	2	-	-	10	-	-	-	Vdc	_	-	2	 -	1	-		 -	14	<u> </u>	7
	VOH 2	2	-	_	18		-	-	Vdc	_		2		1			14	14		7
Short-Circuit Current	Isc	2	_	-17.0	_	16.3	-	-15.6	mAdc	_	-		-	<u> </u>	-	<u> </u>			14	1,2,7
Forward Current	1F	1	-	-1.20	_	-1.12	_	-1.12	mAdc	_	-		_	-	1	<u> </u>	14		 	7
Power Drain Current	1CCL	14	-	-	_	15.0	-		mAdc	_	-		-	_	T -		<u> </u>		14	1,3,5,7,9,11,13
(Total Device)	¹ ССН	14	-	-	-	28	_		mAdc	-	_	_		_	_		14			7
Switching Times									<u> </u>	Puls	e In	Pulse Out	†				 	 		
	t1-2+	2	-	-	-	400	-	-	ns	1	١.	2	_	_		_	14			7
	11+2-	2	-	-	-	200		_	ns .	1		2		_			14			7

Pins not listed are left open

NOTE: All Tests must be performed with a 1N2369 input diode or equivalent.

AC NOISE IMMUNITY TEST CIRCUIT AND WAVEFORMS @ 25°C



MC691

The MC691 is a monolithic hex inverter/interface element. It consists of six gates for interfacing between nominal 5 volt logic levels (McMOS, MTTL, MDTL) and high logic levels from 12 to 20 volts. The MC691 is ideal for driving MHTL and McMOS high level devices.


- 1/6 OF CIRCUIT SHOWN

 VCC 14

 8.0 k

 12 k

 3.0 k
- 5 to 18 Volt CMOS Compatibility
- Wide V_{CC} Range (12 V − 20 V)
- High Fan Out (10 MHTL)
- Wired-OR Capability
- Good ac Noise Immunity
- Available in Dual-in-Line Ceramic or Plastic Package




Positive Logic: $2 = \overline{1}$

Input Loading Factor = 0.4
Output Loading Factor = 10
Propagation Delay Time:


t+_ = 150 ns typ

t+ = 300 ns typ

Typical Total Power Dissignation:
Inputs High = 500 mWftyp/pkg
Input Low = 150 mW typ/pkg



SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS








ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one inverter. The other inverters are tested in the same manner.




				TE	ST CU	RREN	T/VOL	TAGE	VALL	JES			
		mA						Vo	lts				
	IOL 1	IOL2	Iон	VIL	νін	V _{R1}	V _{R2}	VCEX	٧F	V _{CC1}	V _{CC2}	VCCL	Vccн
+75°C	10.0	20.0	-0.1	0.8	1.9	4.0	20.0	20.0	0.5	20.0	16.0	12.0	
+25°C	10.0	20.0	-0.1	1.0	2.0	4.0	20.0	20.0	0.5	20.0	16.0	12.0	25.0
-30°C	10.0	20.0	-0.1	1.05	2.1			20.0	0.5	20.0	16.0	12.0	

•	1	Pin		M	C691 1	est Lin	nits						-			-				1			
		Under	-30	°C	+2	5°C	+7!	5°C			TE	STCU	RREN	TNOL	TAGE	APPLI	ED TO	PINS	LISTE	D BEL	OW:		
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	IOL 1	OL 2	¹он	VIL	V _{IH}	V _{R1}	V _{R2}	VCEX	VF	V _{CC1}	V _{CC2}	VCCL	V _{ССН}	Gnd
Output Voltage	V _{OL1}	2		0.5		0.5		0.5	Vdc	2			-	1	-				-	-	14		7
	VOL2	2		1.0	-	1.0		1.0	Vdc	-	2		T =	1	-	-		1	14	-			7
	V _{OH1}	2	10.0		10.0	-	10.0	-	Vdc	-		2	1							747	14	-	7
	VOH2	2	18.0	-	18.0		18.0		Vdc			2	1				-	-	14				7
Short-Circuit Current	^I sc	2		-2.4	-	-2.3		-2.3	mAdc				-	-					14		·	-	1,2,7
Reverse Current	l _{R1}	1	-	-		2:0		2.0	μAdc		-		-	-	1				-	-	14	-	7
•	IR2	1	_		-	10.0	-	10.0	μAdc					-	-	1					14		7
Output Leakage Current	^I CEX	2	1	75		75		75	μAdc		-			-			2		14	-	-	_	1,7
Forward Current	ΙĖ	1	_	-0.5		-0.4		-0.4	mAdc	-	-					_	***	1		14	_	_	7
Power Drain Current (Total Device)	ICCL	14	-	9.5	-	9.0	-	9.0	mAdc		-	-			-		-		-		-	14	1,3,5,7, 9,11,13
	Іссн	14	-	34.0		31.0	-	31.0	mAdc				-						14	,			7
Switching Parameters										Puls	e In	Pulse	Out										
Turn-On Delay	^t 1+2-	2				250	-		ns	1		2	2		-	-			14	-	-		7
Turn-Off Delay	11-2+	2				500			ns	1		2	?		-				14		-	-	7





- Power Supply Voltage 5 Volt \leq V_{CC} \leq 20 Volts
- Input Compatibility with Many Popular Families Including McMOS, MTTL, MDTL and MHTL
- I_{out max} = 300 mAdc per Gate
- $V_{OL} \le 1.4 \text{ Volts @ } I_{OL} = 250 \text{ mAdc}$
- Schmitt Trigger Inputs with the Thresholds Set Internally at $V_{1L} = 1/5 V_{CC}, V_{1H} = 3/5 V_{CC}$
- Maximum Operating Output Voltage = 30 Volts
- Output Clamp Diodes: V_F ≤ 1.5 Volts @ 250 mAdc
- The Plastic Package Has a Built-in Heat Spreader for Greater Maximum Power Dissipation
- Superb Noise Immunity
- Small Variations in Threshold Due to Temperature
- Devices Are Available for Full Temperature (-55° C to +125° C) Operation by Ordering MC693tL




Positive Logic 3 = 1 ● 2

Input Loading Factor = 0.415

Propagation Delay Time = 400 ns typ Typical Total Power Dissipation = 300 mW typ/pkg

All @ V_{CC} = 15 Volts

CIRCUIT SCHEMATIC 1/4 OF CIRCUIT SHOWN




See General Information section for packaging

ECTRICAL CHARACTERISTICS

procedures are shown for only one The other gates are tested in the same manner.

Pin 8 is grounded for all tests. All Pins are open unless indicated otherwise.






		Pin Under	v _{cc}		o° c	+2	5° C	+7	5° C	
Characteristic	Symbol	Test	Vdc	Min	Max	Min	Max	Min	Max	Unit
Input Reverse Current	I _R									μА
(Pin 1 = 15 V, Pin 2 = Gnd)		1	15	_	2.0	_	2.0		2.0	
(Pin $2 = 15 \text{ V}$, Pin $1 = \text{Gnd}$)		2	15	_	2.0	_	2.0	_	2.0	
(Pin 1 = 20 V, Pin 2 = Gnd)		1	20	_	5.0	i –	5.0	_	5.0	
(Pin 2 = 20 V, Pin 1 = Gnd)		2	20	-	5.0	_	5.0	_	5.0	
Forward Current	I _F									mA
(Pin 1 = 0.4 V)	1	1	5.0	_	-0.25		-0.2	_	-0.2	
(Pin 2 = 0.4 V)		2	5.0	_	-0.25	_ :	-0.2	_	-0.2	
(Pin 1 = 0.4 V)		1	10	-	-0.45		-0.4		-0.35	
(Pin 2 = 0.4 V)		2	10	_	-0.45	_	-0.4	_	-0.35	
(Pin 1 = 1.5 V)		1 1	15	-	-0.55	-	-0.5	_	-0.45	
(Pin 2 = 1.5 V)		2	15	_	-0.55	-	-0.5	_	-0.45	. *
Supply Current, Inputs High	Іссн									mA
		16	5.0	-	15		12	_	10	
	l.	16	10	-	23	-	18	-	16	
***************************************	ļ	16	1,5	-	31	-	26	_	23	
Supply Current, Inputs Low	CCL									. mA
	ł	16	5.0	_	7.0	-	6.0	-	6.0	
		16 16	10 15	. –	14 21	_	12 18	_	11	
Output Breakdown Voltage	V _{BD}				-				,,	V
(Pins 1, 2 = Gnd, I _{BD} (Pin 3) =	, RD	3	5.0	30		30		30		V
100 µA)			5.0	30	_	30	_	30	_	
(Pins 1, 2, 3 = Gnd, I _{BD} (Pin 4) =		4	5.0	30		.30	_	30	_	
100 μΑ)										
Output Voltage in Low State,	VOL									V
(I _{O1} = 250 mA)	"-									
(Pins 1, 2 = 3.5 V)	}	3	5.0	_	1.5	_]	1.4	_	1.3	
(Pins 1, 2 = 7.0 V)		3	10	_	1.5			_	1.3	
(Pins 1, 2 = 10.5 V)		3	15	_	1.5	_	1.4	_	1.3	
Clamp Diode Forward Voltage	-		,,,	_	7.5		1.4	-	1.3	
· ·	D _{FV}				1.0					V
(Pin 4 = Gnd, I _{FD} = 250 mA)		3	-		1.6	-	1.5		1.5	
Switching Times						Тур	Max			ns
	t1-3+	3	15	-	_	400	800	-	-	
	t ₁₊₃	3	15	-	-	250	500	_	-	

INPUT THRESHOLD VOLTAGES (All Temperatures)

		v _{cc}	\	/alue (Vdd	:)
Threshold	Symbol	Vdc	Min	Тур	Max
High-Level Threshold	VIH	5.0	_	3.0	3.5
	'''	10	_	6.0	6.5
		15	-	9.0	9.5
		20	_	12.0	12.5
Low-Level Threshold	VIL	5.0	0.75	1.0	_
	'-	10	1.5	2.0	_
•		15	2.5	3.0	-
		20	3.5	4.0	_

SWITCHING TIME TEST CIRCUIT and WAVEFORMS



ABSOLUTE MAXIMUM RATINGS (TA = 25° C)

Rating	Symbol	Value	Unit
Power Supply Voltage — Continuous Pulsed, 1.0 s	Vcc	20 22	Vdc
Output Collector — Voltage (Off Condition)	V _{CE}	30	Vdc
Output Current — Continuous Pulsed, 1 ms	lor	300 600	mAdc
Maximum Operating Frequency	f	300	kHz
Input Voltage Maximum Minimum	V _{in}	+20 -1.0	Vdc
Power Dissipation and Thermal Characteristics Dual-In-Line Ceramic Package Maximum Junction Temperature Maximum Internal Dissipation @ T _A = 25°C *Thermal Resistance, Junction to Air *Thermal Resistance, Junction to Case Dual-In-Line Plastic Package Maximum Junction Temperature Maximum Internal Dissipation @ T _A = 25° C *Thermal Resistance, Junction to Air *Thermal Resistance, Junction to Case †Operating Temperature Range L, P Suffix	T _J P _D Rejc T _J P _D Rejc T _A	175 1000 0.15 0.09 150 1.8 0.07 0.15	°C/mW °C/mW °C/mW °C/mW °C/mW
tL Suffix		-55 to +125	,
Storage Temperature Range (AII)	T_{stg}	-55 to +125	°C

^{*}Note: Thermal Resistance values are specified with the device mounted in a socket in still air.

[†]Note: Consideration must be given to electrical conditions in conjunction with the power dissipation derating curves of Figure 6.

TYPICAL CHARACTERISTICS

FIGURE 1 - INPUT FORWARD CURRENT versus POWER SUPPLY VOLTAGE




FIGURE 2 - POWER SUPPLY CURRENT versus POWER SUPPLY VOLTAGE




FIGURE 3 — COLLECTOR CURRENT versus **OUTPUT VOLTAGE**




FIGURE 4 - PROPOGATION DELAY TIME versus POWER SUPPLY VOLTAGE




FIGURE 5 - THRESHOLD VOLTAGES AND HYSTERSIS WIDTH versus POWER SUPPLY VOLTAGE




FIGURE 6 - FREE AIR TEMPERATURE





FIGURE 7 – TYPICAL VARIATION IN THRESHOLD VOLTAGE versus
TEMPERATURE, NORMALIZED TO 25°C



APPLICATION INFORMATION

The MC693 is designed primarily for use as an output interface with its high current, open collector outputs. An internal clamp diode is available for suppressing over voltages due to inductive loads.

Sink Configuration

Common loads are: Lamps

* McMOS

MTTL

MDTL


MHTL

Example: Stepper Switch/Stepper Motor Driver

Relays

Common Cathode LEDs PNP Power Transistors

DC Motors



V_X ≤ 30 V I_L ≤ 250 mA

V_L ≤ 28.5 V

 $\mathbf{R}_{\mathbf{C}}$ is a current limiting resistor to be used when required. Its value is determined by:

$$R_{c} = \frac{V_{X} - V_{L} - V_{0}}{I_{L}}$$

where $\rm V_{\rm O}$ may be the maximum value of 1.4 V or may be a typical voltage selected from Figure 3.

or Equiv.


MC14011

MC7400

MC846


MC668






MC696

ISSUE B




The MC696 dual Line Driver/Receiver/Repeater is designed for industrial logic applications requiring high immunity to electrical noise. Because of its high input impedance (\approx 20 k Ω), the MC696 is suitable for interfacing between logic families (MECL to MTTL, McMOS to MTTL). Other attributes of the MC696 include:

- Low output impedance ($\approx 20 \Omega$ in LOW state).
- Differential inputs and outputs.
- Internal bias, reference, and hysteresis sources.
- Useful for single-wire input/output applications
- McMOS compatibility
- Capability for operation over a wide range of power supply voltage (10 V \leq V_{CC} \leq 25 V)



See General Information Section for packaging.




ELECTRICAL CHARACTERISTICS

Test procedures are shown for one half of the device. The other half of the device is tested in the same manner

	ĺ					1		•	ſ						TE	ST CU	RRENT	L/VOL	TAGE	VALU	ES (All	Temp	erature	s)						i	l
o o	Ò	ģ	ģ	Ò		Ò	Q		1		mA	dc		μА	dc							VOL									
5 6	2	3	11	10		14	15		 	lOL1		lOL3	IOH2	юн	Iref	VIL	VILI	VIL2	VIL3	VIH	V _{IH1}	VIH2	V _{IH3}	VCEX	Vcc	V _{CC1}	V _{CC2}	VCCL	Vссн		j
									- 1	12.0	$\overline{}$	20.0	-1.0			1.5	4.0	6.5	10.5	25.0	6.0	8.5	14.5	25.0	15.0	14.0	16.0	10.0	25.0		
	,									12.0	15.0	20.0	-1.0																		
		Pin				Test L		ā- 1	-					T	EST C	URRE	NT/VO	LTAG	E APPI	LIED T	O PINS	LIST	ED BE	LOW:						See	
		Under		o°c		°C ′	+75								ī.,	VIL	v	VIL2	V., 2	VIH	VIHI	VIU2	VILIZ	VCEX	Vcc	VCC1	V _{CC2}	VCCL	VCCH	Note	Gnd
Characteristic	Symbol	Test	Min	Max		Max		Max	Unit	OLI	OL2	'OL3	IOH2	1 <mark>0н</mark>	lref	VIL.	2	VIL2	VIL3	- 117	- 17.1	- 1112	1113				-	16	-	4.6	8
Output Voltage	Vон1	7	8.5 8.5	"	8.5 8.5		8.5 8.5	-	Vdc Vdc	_		-	-	7	_	-	6		-	_	_	-	-				-	16		2,4	8
	V _{OH2}	1	125	.	12.5	-	12.5		Vdc	_	-	-	-	1				2		-			-	-	-	16 16		-	-	4,6 2,4	8
		7	12.5	Ŀ	12.5		12.5	_	Vdc		-			7	-	-		6		<u> </u>					-				16	4,6	8
	V _{OH3}	1 7	23.0	-	23.0		23.0 23.0		Vdc Vdc	-	-		-	1 7	-	- '	-		6		_	-	_	-					16	2,4	8
	<u> </u>		23.0		23.0		22.0		Vdc				1	<u> </u>		-			2	-	-	-	-	-		-	-	-	-16	4,6	8
	VOH4	1 7	22.0	-	22.0 22.0	-	22.0	-	Vdc	_	_		7	-	-	-	-	-	6			-	_	-					16	2,4	88
	VOLI	1	122.0	1.5		1.5	-	1.5	Vdc	1	-		-	T .	-	-		~-	-	T -	2	-	-		-	-	-	16		4,6 2,4	8 8
	100	7		1.5		1.5	-	1.5	Vdc	7				-		-		<u> </u>		↓	6		<u> </u>	<u> </u>	 - -	-	- -	16	-	4,6	8
	VOL2	1		1.5	-	1.5	-	1.5	Vdc	-	١ ١	-	-		-	-	-	-				6	_	-	_	16 16	_		1 -	2,4	8
		7	<u> </u>	1.5	-	1.5	-	1.5	Vdc		7			ļ	<u> </u>	<u> </u>	-	 - -	 	+=-	 -	-	2		 	-	-	-	16	4,6	8
İ	V _{OL3}	1	-	1.5	-	1.5		1.5	Vdc			7	_			_	_	_	_		_	-	6	-	-	-	-		16_	2,4	8
	<u> </u>	7		1.5		1.5		1.5	Vdc Vdc	-		-		 _	4.	 _	-	<u> </u>	-	T-		-	-	-	-	-		16		2,4	8
Reference Voltage	V _{ref1}	4	4.0	6.0	4.0	6.0	4.0 6.5	6.0 8.5	Vdc	_	_				4		_		-		_	-	-	~	16	-	-	. ~	-	2,4	8
	V _{ref2}	4	6.5	8.5	6.5	8.5	11.0	14.0	Vdc	_				_	4	_	-	-	_	1 -	-	-		-	-	-	-	-	16	2,4	8
	V _{ref3}	4	11.0	14.0	11.0	14.0	-	15.0	↓		-	-			-	+	 	-	-	2	-	-	-	_	-	-	-	T -	16	-	8
Forward Current	ЧН	6		10.0	_	10.0		15.0		_	_	_	-	-	-	-	-	-	-	6				-		Ŀ	-		16		8
	111.1	2	 -	-0.45	-	-0.40		-0.40				-	-	-	-	-	2			-	-	-	-	-	-	-	-	16	-	4,6	8 8
Ì	1 ""	6	-	-0.45		-0.40		-0.40	mAdc	-	-			<u> </u>	-	_	6	-	┸	<u> </u>		-	1 -				<u>↓</u> -	16	-	2,4	- 8
1	11L2	2	T			-1.0			mAdo	-	-		-	-	-	2	-	-	-	-	-	-	_	-	-		-	_	16	4,6 2,4	8
		6			-	-1.0		-	mAdc				<u> </u>	<u> </u>		6	<u> </u>	<u> </u>	↓ ¯	 -	 -		 - -	1	 -	├	+ -	+-	16	4,6	2,8
Output Leakage	'CE X	1 1	1 .	100		100	-	100	μAdc	`-	_	_				_	-				_		1 -	,	-	_	-	-	16	2,4	6.8
Current	l	7		100		100 -10.0	-3.9	100	µAdc mAdc	<u> </u>	<u> </u>	-		 -	 -	-	 .	-	+-	—	 -	-	 	 _	-	-	T -	16	T -	4,6	1,2,8
Short-Circuit Current	lsc1	1 7	-3.9 -3.9	- 10.0 - 10.0		-10.0	1	-10.0		_	-		_			-		-	-		-	-			-	-	-	16		2,4	6,7,8
Current	¹sc2	 	-6.5	-16.0		-16.0		-16.0			-		-	1	-			-	-	1 -	-	-		-	-	T	16	Τ-		4,6	1,2,8
Ì	302	7	-6.5		-6.5	-16.0	1	-16.0		-				-	<u> </u>		<u> </u>								<u> </u>	<u> </u>	16	1-	ļ <u>-</u>	2,4	6,7,8
	¹sc3	1	-12.5		-12.5			1			-			-	-	-	-		-	-	-	-	1 -		-	-	-	-	16	4,6 2,4	1,2,8 6,7,8
	ļ	,	-12.5	-25.0	-12.5		-12.5	-25.0	mAdo		-	<u> </u>	<u> </u>	ļ	<u> </u>	ļ-	 -		↓ —		+		+-	 - -	+	+=	16	┿	+ :-		2,6,8,10,14
Power Drain	CCL	16	1 -		-	12	-		mAdd		-		-		-		-		-			-		-	_	_	"	_	16	-	2,6,8,10,14
Current	CCL2	16	 •	<u> </u>		15	<u> </u>	-	mAdd				 	+-	+-	+	 _	+==	-	+-	+	-	 	+	+-	+	16	+=	_	2,4,12,14	8
Total Device	ICCH1	16 16				25 30	_		mAdd		-	1	-	-	_	-			-	-		-				-	-		16	2,4,12,14	8
<u> </u>	- CCH2	+	+	 -			╁╌╴	 	1	Pulse	Pulse	+	—	1	+	+		_	†		1		†		T	T		T			
Switching Time			1					ĺ		In	Out	1			1.	1							1	1	1	1				4.6	8
	121,1-	1				500		-	ns	2	1 !	1 -		-	-					1	-	-	-		16	1				4,6	8
]	12-11	1		-		1.0	-	-	μs	2	1	_		-			-	1 -	-	1.					16	1	1 .		_	2,4	8
	t6+7-	7	1.	1.	-	1.0	-	_	ns µs	6	7 7				_		_	_			-		_	-	16			-		2,4	8
ı	16-7+	. /	1 .	1 .		1.0	1 -	1	μ 5		1 ′	1	1 -	1 1	1 -		1	1	1		. I	1	1	_1	1						

^{*}Note: Pin numbers listed should be tied together before performing test.

SWITCHING TIME TEST CIRCUIT and WAVEFORMS



APPLICATION INFORMATION

HYSTERESIS MODES OF THE MC696

The MC696 has very flexible hysteresis capability, enabling the designer to adjust the switching thresholds (and thus the noise immunity) of the device to suit his needs. The hysteresis thresholds (V_{IL} , V_{IH}) and widths (V_{HW}) for various feedback resistor values of the test circuit shown in Figure 1 are plotted in Figure 2. The power supply is set at 15 V, so that with the inverting input tied to the internal reference voltage of the circuit (approximately 1/2 V_{CC}), the high-level and low-level switching points of

FIGURE 1 - HYSTERESIS CIRCUIT






FIGURE 2 – TYPICAL HYSTERESIS VOLTAGE (V_{IL}, V_{IH}) versus FEEDBACK RESISTANCE (R_H).



the device are centered about the 7.0 volt level.


Note that both switching points change symetrically about that reference level until the feedback resistor is decreased below 5.0 k ohm, giving a very wide range of widths. The variation of hysteresis width with changes in the power supply voltage is quite linear over the operating range as shown in Figure 3; the internal 7.0 k resistor is used in that test for the hysteresis feedback.

FIGURE 3 — HYSTERESIS WIDTH versus POWER SUPPLY VOLTAGE (Using Internal 7.0 k Ω Resistor)



The hysteresis center-point level can be changed by varying the reference voltage level as shown in Figure 4, giving complete control $\,$

FIGURE 4 – HYSTERESIS CIRCUIT WITH VARIABLE
HYSTERESIS LEVEL



over the setting of the hysteresis levels. The only limitation is that the levels must remain within the common-mode range (CMR) of the device (1.5 V above ground to 1.5 V less than V_{CC}). If a reference voltage level is not available or is inconvenient, the hysteresis may be varied in width and centered by using two external resistors as shown in Figure 5. Figures 6, 7, 8 are plots giving

FIGURE 5 – HYSTERESIS CIRCUIT – CENTERING V_{HW}
WITHOUT EXTERNAL REFERENCE VOLTAGE V_L




FIGURE 6 - FEEDBACK RESISTANCE versus
HYSTERESIS WIDTHS





FIGURE 7 — FEEDBACK RESISTANCES versus HYSTERESIS WIDTHS



typical values for R1, R1/R2, and width V_{HW} versus V_{CC} of 10 V, 15 V, and 25 V when the hysteresis is approximately centered. If exact centering of the hysteresis is desired best results are generally obtained by empirically choosing values of R1 and R2 for the V_{CC} voltage used.

MCC696 Slow-Down Receiver

NECESSARY R1/R2 FOR CENTERING HYSTERESIS

NECESSARY R1/R2 FOR CENTERING HYSTERESIS

The MC696 can be used as a single-ended slow-down receiver as shown in Figure 9. By connecting a capacitor to the internal 1.0 k resistor, the device can be made insensitive to pulses with widths shorter than a predetermined value. The graph in Figure 10




FIGURE 9 - MC696 AS SINGLE-ENDED SLOW-DOWN RECEIVER





FIGURE 10 – MINIMUM PULSE WIDTH versus
SLOW-DOWN CAPACITANCE



shows the minimum input signal pulse width necessary to trigger the circuit versus capacitance.


In order to avoid oscillations that might occur as a result of the slowly changing input voltage, hysteresis must be added to the circuit using the internal 7.0 k resistor, or a suitable value of resistance externally.

MC696 as Line Driver/Receiver/Repeater

One of the best applications of the MC696 is, of course, as a line driver/receiver/repeater, and because of its low frequency operation (< 500 kHz), many of the complicated effects associated with line driving and receiving can be ignored and calculations become straightforward.

In Figure 11, one device is used as a twisted-pair line driver and another as a line receiver. The balanced series resistance, R_S,

FIGURE 11 - USING MC696 AS DIFFERENTIAL LINE DRIVER/RECEIVER




adds some series damping and limits the current through the line at higher power supply levels while setting the voltage levels at the input of the receiver for maximum common-mode noise rejection (i.e., bias the input differential voltage in the middle of the common-mode range). R_0 merely terminates the line in its characteristic impedance (\approx 100 ohm for 30 turns/ft, AWG24-28; twisted-pair) so that capacitive effects on the line may effectively be ignored.

The worst-case limits of the series resistor can be calculated roughly by looking at the dc equivalent circuit shown in Figure 12. The three major constraints are

- 1) V_{diff.} < V_{diff.} min≈50 mV (For safety margin use V_{diff.} = 150 mV)
- 2) IL<ISC max.
- 3) Receiver input common-mode voltage centered in common-mode range (1.5 V < CMR < V $_{\rm CC}$ -1.5 V)

For V_{CC} = 15 V, these constraints require R_S to be about 5.0 k.

FIGURE 12 - DC EQUIV. CIRCUIT



If necessary, hysteresis can be added to the receiver to improve vitching characteristics, and for upgrading the signal along exremely long lines, the MC696 can be used in a repeater configuration as shown in Figure 13.

FIGURE 13 - USING MC696 AS LINE REPEATERS






FIGURE 14 - USING MC696 AS SINGLE-ENDED LINE DRIVER/RECEIVER




The MC696 can also be used as a single-ended line driver/ receiver, as shown in Figure 14, with some sacrifice in noise immunity. With both the transmitter and receiver reference voltage set at the internal reference (1/2 V_{CC}), the noise immunity of the circuit is that of a typical MHTL gate (see application note AN-298 "Noise Immunity with High Threshold Logic"). By using the hysteresis and capacitor slow-down configurations discussed previously, improved immunity can be realized.


The following graphs portray typical MC696 electrical characteristics at +25°C.





IOH, OUTPUT CURRENT (mA)

8.0

















POWER SUPPLY DRAIN CURRENT versus



PROPOGATION DELAY TIME versus




PROPOGATION DELAY TIME versus POWER SUPPLY VOLTAGE




MC697

ISSUE A



The MC697 consists of six high threshold inverter gates with passive pull-up outputs.



Positive Logic: $2 = \overline{1}$

Input Loading Factor = 1 Output Loading Factor = 10 Propagation Delay Time = 125 ns typ Typical Total Power Dissipation: Inputs High = 246 mW Input Low = 96 mW

ELECTRICAL CHARACTERISTICS


Test procedures are shown for only one inverter. The other inverters are tested in the same manner.

	TEST CUI	RRENT	VOLT	AGE '	VALUE:	S (All 1	Temper	atures)	
m	A				1	Volts			
lou	Гон	Vil	VIH	٧ _۴	V _R	V _{CEX}	V _{cc}	V _{ccι}	V _{CCH}
12.0	-0.03	6. 50	8. 50	1.5	16.0	16.0	15.0	14.0	16 0
	l _{Or}	mA I _{OL} I _{OH}	mA I _{OL} I _{OH} V _{IL}	mA V _{IL} V _{IH}	mA	mA	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	MA Volts 1 OL OH VIL VIH VF VR VCEX VCC	IOL IOH VIL VIH VF VR VCEX VCC VCCL

		Pin			MC69	7 Test	Limits			TE	ST CURR	ENT / V	OLTAG	E APF	LIED 1	O PINS	LISTE	D BELOV	۷:	
		Under	-3	O°C	+2	5°C	+7	5°C				[1	T		Γ	Γ		T	
Characteristic	Symbol	Test	Min	Max	Min	Max	Min	Max	Unit	or	loh	٧ _{١٢}	ViH	٧ _۶	V _R	V _{CEX}	V _{cc}	Vccr	V _{CCH}	Gnd
Output Voltage	V _{OL}	2	-	1.5	-	1.5	-	1.5	Vde	2	-	-	1	-	-	-	-	14	-	7
	′, он	2	12.5	-	12.5	-	12.5	-	Vdc	-	2	1	-	-	-	-	-	14		: -
Short-Circuit Current	l _{sc}	2	-0.5	-1. 5	-0.6	-1.5	-0.6	-1. 5	mAdc		-	-	-	-	-	-	-	-	14	1.2.7
Reverse Current	IR	1	-	2.0	-	2.0	-	2.0	,Adc	-	-	-	-	-	1	-	-	14		7
Output Leakage Current	I _{CEX}	2	-	-	-	100	-	100	,"Adc	-		-	-	-	-	2.14	-	-	-	1,7
Forward Current	I _F .	1	-	-1.20	-	-1.20	-	-1.20	mAdc	-	-	-	-	1	-	-		-	14	1
Power Dram Carrent	1 _{CCL}	14	-	-	-	9.0	-	-	mAdc	-	-	-	-	-	-	-	-	-	14	1.3.5.7.5.11.13
(Total Device)	I _{CCH}	14	-	-	-	30	-	-	m Adc	-	-	-	-	-		<u> </u>	-	-	14	; ;
Switching Times	-									Puise In	Pulse Out									
	t ₁₋₂ -	2	-	-	-	250	-	-	ns	1	2] -	-	-	-	-	14	-	-	;
	t ₁₋₂₋	2	-	-	-	100	-	-	ns	ı	2	-	-	-	-		14	-		

Pins not listed are left open.

SWITCHING TIMES TEST CIRCUIT AND WAVEFORMS



DUTY CYCLE = 50%

Q ∨cc 50% ≨1.5 k - GND t₁₊₂₋ 50% GND

See General Information section for packaging.

T-51-17

Santura.


- . 40 MA OUTPUT SINK CAPABILITY
- . BLANKING CAPABILITY PROVIDED
- . LAMP TEST INPUT
- PIN AND FUNCTION EQUIVALENT OF TTL 7447A

General Description

This device is characterized by seven open-collector outputs corresponding to the segments in LED display units such as the Monsento Man-1. A 4-bit binary code applied to the data inputs causes the outputs to turn on in the conventional 7 segment code.

A blanking input is provided that turns all of the outputs off whenever it is low (regardless of the state of any other inputs). Also provided is a lamp test input that can be operated whenever the blanking input is high. A logical zero on the lamp test

Logic Diagram



input will turn all seven outputs on. A ripple-blanking input is provided that has no effect except when each of the four data inputs are at logic zero. Then if the ripple-blanking input is at zero, when (and only when) the four data inputs are at zero, all seven outputs will be at logic one (display off). If the ripple-blanking input is at logic one (and the four data inputs are at zero), all outputs except Og will be at zero ("0" displayed). If any of the data inputs are at logic one, the ripple-blanking input will have no effect.

One pin brought out from the internal logic of the device can be used as either an input or an output, If the blanking input/ripple-blanking output is tied low (treating the pin as an input), all seven outputs will be at logic one, If the lamp text input is at one and the ripple-blanking input and the four data inputs are at zero, the ripple-blanking output will be at zero and the seven other outputs will be high.

Equivalent Circuits

TYPICAL INPUT

TYPICAL OUTPUT

BEST COPY


14 - 103


TELEDYNE SEMICONDUCTOR

2545 6-06

CURT 3373











	<u>-</u> 1		-		-1		
4	' 7'	7	•	717	-1	· -1	انے

PINS	FUNCTION	LOADING
A.B.C.D	Inputs	1 UL
RBI	Ripple-Blanking Input	
c T	Lamp Test	3 UL
Bī	Blanking Input	2 UL
OA.G	Outputs	See Electrical
		Characteristics
RBO	Ripple-Blanking	2 UL
	Output	

BEST COPY



OUTPUT CURRENT VS. OUTPUT VOLTAGE OUTPUT LOW



14 - 104

Decoder/Driver 383

Typical Applications


8918336 TELEDYNE SEMICENDUCTUR
This bevice is characterized by seven open collector outputs
corresponding to the segments in LED display units such as
the Monsanto Man 1. A 4-bit binary coile applied to the data
inputs causes the outputs to turn on in the conventional 7 segment code.

CURRENT LIMITING RESISTORS


LED displays require that the current through them be limited by series resistors. The maximum current flow may be determined by either the LED display or the 383. Since the 383 is specified for 20 mA max, continuous duty (40 mA max, 50% duty cycle), displays that require their current to be held to 20 mA or less should have their resistor values calculated on the basis of the max display current. Displays that must be limited to currents greater than 20 mA should have their resistor values calculated on the basis of the 20 mA max current of the 383 (strobed applications will be considered separately).

Sample calculation Monsanto MAN-1 has a 20 mA max, forward current and a voltage grop per segment of 3.4V typ.

$$R_{LIM} = \frac{V_{CC} - V_F - V_{QL}}{1_F} = \frac{13.0V - 3.4V - 0.7V}{20 \text{ mA}} = \frac{445\Omega}{(Fig. 1)}$$



BEST COPY



STROBING OPERATION


One popular technique for increasing the apparent brightness of displays is to pulse the displays with high currents and "average down" the power dissipation by lowering the duty cycle accordingly. The display manufacturers should be consulted as to the max current vs. duty cycle that should be used with their units. The 383 should not be used with a display current of more than 40 mA NO MATTER WHAT THE DUTY CYCLE! Failure to observe this precaution can cause permanent damage to the device. In addition, the 40 mA figure should not be used unless the duty cycle is 50% or less. Limiting resistor values should be calculated on the basis of the strobed current.

1 3 1 1 1

Sample Calculation - Assume the MAN-1 display is to be run at the max current allowed by the 383 - 40 mA @ 50% duty cycle

The strobing operation itself is accomplished by use of the Blanking Input (Figure 2)

A suggested circuit for an intensity modulator is shown in Figure 3,



This abolication demonstrates the use of the 383 to drive seven-segment 3-solars such as the men-1. Since each outsid of the 383 will aim 20 mA, the display can be driven directly without easiernes components other than current limiting resistors. Also illustrated is the 370 aued retch and 371 decade counter being used to acquire and store the number to be displayed.

Figure 3. Internety Madulater Circuit — Quigut duty syste varies from 0% — 100% departding on surface setting.

14 - 105

6918336 TELEDYNE SEMICONDUCTOR Typical Applications (contd.)

RIPPLE BLANKING


Provision has been made on the 383 for blanking out insignificant zeroes to increase legibility. Thus 007,50600 would be displayed at 7,506 if the ripple-blanking provisions were used. If the RBI pin is tied low, the display will be blanked every time a BCD zero is applied to the data inputs. This is normally done for the first and last digits of a display, in the previous example, 007,50600 would be displayed at 07,5050, the first and last digits being blanked since they are zero.

Decoder/Driver 383


46C 04472 0

7.51.17

This scheme cannot be applied directly to all of the digits since it would cause 007.50500 to be displayed at 7.5_5. This problem is eliminated by the RBO output pin which delivers a logic zero whenever a BCD zero is on the data inputs. By feeding this information to the RBI inputs of the next 383, blanking will be accomplished only on nonsignificant zeroes. The RBO pin must be used with an 8.2k discrete pullup resistor.



C. Leading and trailing edge blanking, combined with intensity modulation. Notice the 333's supply pullup resistors to the RBC pink, diministing the need for discrete resistors.



D. Lasding and training edge blanking used, in this particular configuration the digits ediscent to the decimal point will be displayed even if zero. This is usually considered desirable.

BEST COPY

14 - 106

Bipolar Interface Logic Electrical Summary Data

	emeter .	Definition	Type C* (V _{CC} = +12V ±1V) -36° C ≤ T _A ≤ +66° C	Test Cenditions
∀ c0		Supply Voltage	13V mex 12V nominel 11V min	Voltage for other tests — see belo
Vite		input Threshold Voltage Low	5 OV min	Guaranteed input low threshold for all inputs except 311 T ₂ = 4 8V min @ 15V
Vine	•	Input Threshold Voltage, High	6 5V max	Gueranteed input high threshold is all inputs except 311 Sañ inputs = 7.0V max
ITEM		Input Current, Low, 1 Unit Load	JL 21 mA max	At Vcc mex with Visi = Vol
hages		Input Leekage Current, 1 Unit Loed: UL	10 µA mex	At Vcc = mex with Viv = Vcc mex
less x	382	Output High Breakdown Current		A CC MAI
		Open Callector Devices	2 mA max	Vcex = -66V
Vol		Output Low Voltage see Loading Table on Data Sheet	1 5V max	IOL = FO = UL at VCC min with VINL = 5 0V and VINH = 6 5V
VOL	302 323	Output Low Voltage	4V mex	10L = 16 mA 10 TTL UL
	332	Open Collector Devices	4V max	OL = 64 MA 4 TTL UL
	334		4V max	OL = 64 MA 4 TTL UL
	380		4V max 1 2V max	TOL = 64 MA 4 TTL UL
	382		2 5V max	IOL = 30 mA
	383	•	7V max	for = 20 mA 100% Duty Cycle
	363		1 2V mex	for = 40 mA 50% Duty Cycle
VO++		Output High Voltage of all Devices Without Open Collector Except 362 and 366		At VCC min, Vint = 5 0V, Vine = 6 5V
	300 300		10 0V min	
· WAI	302 323 332 334	Output High Breakdown Voltage	13 0V min	MAX = 4 mA
	300	Open Collector Devices	20 0V min	fwax = 4 mA
	361		24 0V min	MAX = 05 mA
	390-305		15 0V min 30 0V min	MAX = 05 mA
VOM		Output High Voltage, Loaded of		ALV
		Active Pullup Devices Except		At Vcc nominal, Vest = 5.0V Visus = 6.5V, Ion = -5 mA except
		362 and 306	7 0V min	-15 mA for 301 and -12 mA for 350 36
CEX	302.323.307	Output High Leekage Current	~ .	VCEX * VCC mex /
	332,334	Open Collector Devices		VCEX = VCC mex
	380,391 382	•	25 µA mex	VCEX * VCC mex
	363		50 µA mex	VCEX = -55V
	300-305			VCEX * VCC mex
7' N I		Zero Steve No. on Land		VCEx - 30V
		Zero State Noise Immunity	1	Guaranteed zero state noise mmunity across temp range and VCC ± 1V Vist. — VOL
" N I		One State Noise Immunity	3 5V min	Gueranteed one state noise immunity icross temp range and Vcc ± 1V

BEST COPY

Notes # O is fanout in unit loads. UL. Unit loadings are given in the pin tables on the individual data sheets. A unit load for High Noise Immunity Logic is defined by the above input specifications.

See individual data shoots for additional seasons service

*Mintery spec Type 8 Vcc - 12V and Type M V/r - 15V are evellable to meet 55°C to -125°C temperature requirements. Assistate in

14 - 6

8918336 TELEDYNE SEMICUNDUCTOR

7. 73./3

Electrical Summary Data (Continued)

Absolute Maximum Ratings

	. L Penhage, Ceremic	J Postago, Plant
Storage Temperature	-86°C to +150°C	-56° C to +100°
Leed Temperature: 1/16 inch from case, 10 sec max	300° C	300° C
Continuous Supply Voltage		
Type C', B'	+15 OV	+15 OV
Type A*, M*	+16 5V	+16 SV
Pulsed Supply Voltage less then 100 msec	-16.0V	+18.0V
Input Vollage any input		
Type C*, 8*	-0 \$ to +15V	-0 \$ to +15V
Type A', M'	-0 5 to +18V	-0.5 to +16V
Surge Sink Current less than 100 masc at 25°C TA		
Standard Outputs	20mA	20mA
301, 302 and 303	100mA	100mA
308, 307, 332 through 335, 350, 351, 380, 381, 383	35mA	MinA
300-306	300mA	-
366	1 50 mA	150mA
Expander Input Currents	-0 5 to +0 5mA	-0 5 to +0 5mA

Note: Exceeding the specials maximum ratings may cause permanent damage. Function of HNNL devices at the absolute maximum ratings or beyond the conditions guaranteed is not implied.

BEST COPY

14 - 7

PATELEDYNE SENGOCHOUCTOR

Bipolar Interface Logic Input Current Requirements

Input Current Requirements								
evice umber	and V _{IL} = 1.5V (mA)	and	luon @ Vcc = 12 or 15V					
		V _{IL} = 1.5V (mA)	V _{mm} = V _{CC} (mA)					
301 302	2 1	2 6	10					
303	2 1	2 6	10					
304	2 1	2 6	10					
306	21	2 6	10					
307	13.	1 6	10					
111		1.6	10					
312	21-42 21-42	26-52	10-20					
113		2 6-5 2	10-20					
21	2 1-4 2	26-52	10-20					
22	2 1	2 6	10					
23	2 1	. 26	10					
23 24	2 1	2 6	10					
24 25	2 1	2 6	10					
26	2 1	2 6	10					
26 32	2 1	2 6	10					
	2 1	2 6	10 .					
33 34	2 1	2 6	10					
	2 1	2 6	10					
35	2 1	2 6	10					
11	2 1	2.6	10					
42	2 1	2 6	10					
3	2 1-4 2	26-52	10-20					
7	2 1-4 2	2 6-5 2	10- 20					
9	2 1	2 6	10					
0	2 1	2 6	10					
1	2 1	26	10					
5	0 01	0 0 1	10					
1	2 1	2 6	10					
2	0 47	0.47	10					
3	1 6	1.6	10					
7	2 1	2 6	40					
8	2 1	2.6	40					
0	21-42	26-52	10-20					
1	21-42	2 6-5 2	10-20					
!	21-42	2 5-5 2	10-20					
li .	2 1	2 6	10					
4	2 1	2 6	10					
3	2 1	2 6	10					
0	2 1	2 6	10					
1	2 1	2 6	10					
?	2 1	2 6	10					
	a 1-6 3	2 6-7 8	10-30					
)	0 7	10						
	0 7	10	10					
	0.7	10	10					
1	0 7	10	10					
	0.7	10	10					
	0.7	10	10 10					

8918336 TELEDYNE SEMICONDUCTOR

Bipolar Interface Logic

46C U4383 0 7=43-13

Output Sink Current vs. Output Voltage

Device Number	You (V)	lot (mA)	Device Number	Ya. (Y)	le: (54
301	1.5	42	350	1.5	104 (mA
302	.4	42	351	1.5	16
303	.4	42	355	2.0	75
304	.4	42	361	.4	10
306	1.5	18	362	4	10
307	.4	10	363	.4	30
311	1.5	12	367	1.5	10
312	1.5	10	368	.4	10
313	1.5	10	370	.4	10
321	1.5	10	371	.4	10
322	1.5	10	372	4	10
323	.4	10	373	1,5	10
324	.4	10	374	1.5	10
325	1.5	10	375	1.5	6
326	.4	10	380	.4	20
332	×.4	10	381	.4	10
333	.4	10	382	2.5	7
334	.4 -	10	383	.7	20
335	.4	10	390	.7	250
341	1.5	10	391	.7	250
342	1.5	10	392	.7	250
343	1.5	10	393	.7	250
			394	.7	250
347	1.5	10	395	.7	250
349	1.5	10	396	1.5	12

BEST COPY

2460 A-01

TO TELEDYNE SENSOCHOLICITO

4918336 TELEUYNE SEMICUNUUCTUR Digital Logic — 300 Series

460 04077 0 0 Ordering Information

PACKAGED DEVICES TSC XXX X X 1. TELEDYNE SEMICONDUCTOR DEVICE _ 2. DEVICE NUMBER -3. ELECTRICAL GRADE AND TEMPERATURE RANGE. A - Industrial Temperature Range, 15 V, (-30 to +70°C) B - Military Temperature Range, 12 V, (-55 to +125°C) C - Industrial Temperature Range, 12 V, (-30 to +85°C) M - Military Temperature Range, 15 V, (-55 to +125°C) 4. PACKAGE TYPE

G - Metal Can (TO-8)

H - Flatpeck

J - Plastic Package

L - Ceramic Package (CerDIP)

BEST COPY

EXAMPLE: 303AL Operates Over an Industrial Temperature Range at 15 V and is a CerDIP Package

Product List — Digital Logic

Power NAND Gates - Dual 5-Input Power NAND Gates Quad 2-Input Power NAND Gates Quad 2-Input Power NAND Gates Triple 4, 3, 4-Input NOR Gate Quad 2, 2, 3, 3-Input 306 NOR Gate Quad 2, 2, 3, 3-Input Flip Flops Master/Slave RST 312 Flip Flops Dual J-K Edge Triggered 313 Flip Flops Dual J-K Master/Stave 321 NAND Gates Quad 2-Input NAND Gates Dual 5-Input 322 NAND Gates Quad 2-Input NAND Gates Quad 2-Input 325 NAND Gates 2, 2, 3, 3-Input 326 NAND Gates 2, 2, 3, 3-Input Gate Expander Dual 5-Input 331 Hex Inverter Gates 4-Inverter 2-NAND 332

Mex Inverter Gates 4-Inverter 2-NAND

Hex Inverter Gates Strobed Hex NAND 336 Hex Inverter Gates Strobed Hex NAND

341 Multifunction Gates Dual 2-Wide 2-Input and/or invert

Dual Monostable Multivibrator Digital Comperator 4-Bit

2154

Multifunction Gates Dual Expandable AND-NOR

347 Dual Retriggerable Monostable Multivibrator

349 Dual Retriggerable Pulse Stretcher

Multiplexers 8-Bit

Multiplexers Dual 4-Bit 351

355 Timer

2 · 5

361 Dual 11-16V to 5V Interface Voltage Translator

362 5V to 11-16V Interface Qual Translator 363 5V to 11-16V Interface Quad 2-Input NAND

Schmitt Trigger Quad(Active Pullup) 368 Schmitt Trigger Quad(Open Collector)

370 Flip Flop Quad D 371 Counters Decade

372 Counters Hexadecimal

373 Up-Down Counters Decade

374 Up-Down Counters Hexadecimal

375 Shift Register 4-Bit

380- BCD-to-Decade Decoder Drivers Lamp Driver

381 BCD-to-Decade Decoder Drivers Logic Driver

BCD-to-Decade Decoder Drivers Gas Tube Driver Decoder Driver BCD-to-7 Segment

390 Dual Interface Buffers 4-Input Expandable AND

391 Dual Interface Buffers 2-Input AND 392 Dual Interface Buffers 2-Input NAND

393 Dual Interface Buffers 2-Input OR

Dual Interface Buffers 2-Input NOR

395 Dual Interface Buffers 4-Input Expandable NAND

Line Driver Receiver - Dual Differential

14 TELEDYNE SEMICONDUCTOR

6-07

AC/DC-DC HF Regulated COMPACT MODULAR POWER SUPPLIES



CEA3 SERIES — IMPROVED SWITCHING REGULATOR

STANDARD FEATURES INCLUDE

- OUTPUTS from 4.0 to 256VDC, .1 to 60 AMPS, to 640 WATTS,
- INPUTS 50 to 420 Hz, 95 to 135VAC or 105-190VDC.
- REGULATION, 1% or .1% for line plus load.
- 80°C BASE TEMPERATURE without derating.

Floating outputs, + or - output may be ± 500 VDC from case. Remote sensing standard, all models, eliminates load lead effects. Adjustment of output voltage, 50% to 100% is standard. Ranges tabulated

Remote adjustment optional at no charge.

Series starting with rated load, for multiple supply to a common load application.


Short circuit and overload output currents will not damage supplies. No voltage overshoot on turn-on or turn-off.

MIL-T-27 modular case sizes with removable covers for servicing. Critical components pretested, aged, and graded.

- BURN-IN (stabilization), 16 hrs. min. at rated load and high base temperature.
- 100% TESTING after burn-in, test data with shipment.

Specifications guaranteed, not just typical.

3 YEAR WARRANTY for parts and labor against defects in workmanship and materials.



SPECIFICATIONS — IMPROVED

REGULATION - STABILITY - RIPPLE - BASE MODEL PRICE

Class of Regulation	Line Plus Load Regulated	Line Regulation for 10% Line Change	Load Regulation 10% Load to Full Load	Temperature Coefficient Per Degree C	Stability for 40 Hours	Ripple P-P	BASE MODEL PRICE
A	0.5%	0.25%	0.25%	0.5%	0.5%	1.0%	Tabulated below
В	±0.1%	±0.05%	±0.05%	±0.02%	±0.1%	0.2%	A plus \$30.00

Input Voltage and Frequency: 105 to 125 volts, 50 to 420 Hz or 120 to 180VDC.

Output Voltage and Current: 4.0 to 256VDC, 0.1 to 60A. See correlation in table below.

Efficiency: Up to 80%. The output rectifier voltage drop of 1.2 volts is a major loss, hence a 5V output is 64% on some models.

Recovery Time: Typically less than 1ms for a 50% to 100% load change.

Insulation Resistance: 100 Megohm DC standard for input, output and case.

Temperature, Base: -20°C to +80°C operating, -40°C to ±85°C storage.

Thermal Data: Details associated with thermal curve numbers (4 thru 9) in table below are shown on page 19.

Size-Weight-Terminations: Details associated with MIL-T-27 case (GA thru RA), tabulated below, are shown on pages 10 and 20.

PART NUMBERS

Example: .1% Reg, 5V, 60A, with options "F" and "W"; "CEA3B50X603FW"

YOUR SELECTION:	CEA3	- -			
Specify regulation — Insert A or B					
Specify output voltage — Insert any	digit, 40 to 256	L	Specify	desired options - Insert option	n symbols
Specify voltage decimal Insert X,	Y or Z		Specify	output currents — Insert bracke	ted digits

OUTPUT VOLT	AGE	- ,*	- 30	April 1									(OUT	UT	RATE) CI	JRR	ENT												4 .N.C.
2 Digits Under 10V 3 Digits 10V and Over	Deci- mal Code	1.20 全级 69	A (1	01)	.2	(2 5A (2		.5	A (50	01)	1/	A (1)	02)	2.5	5A (2	:52)	5/	A (5)	02)	10	A (1	03)	20		203)	40) A (4	03)	60		03)
† Specify max. voltage listed for adjustable standards Select any voltage betweer limits for "F" option		Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price	Size	Thermal	A-Reg. Price
4.0 to 8.0	Х													GA	5	237	НА	6	286	JA	7	314	MA	7	385	NA	9	446	PA	9	501
*8.0 to 9.9 10.0 to 16.0	X										GA	5	237	НА	6	286	JA	7	330	KA	8	352	NA	9	446	RA	8	622			
16.0 to 32.0	Y							GA	5	237	NA	5	275	JA	7	3,30	KA	8	352	NA	8	446	RA	7	622						
32.0 to 64.0	Y	*			GA	5	237	на	5	275	на	6	330	KA	8	352	NΑ	8	440	RA	7	622									
*64.0 to 99.9 100 to 128	Y	GA	4	237	НА	5	275	JA	6	314	КА	7	330	NA	8	446	RA	7	622												
128 to 256	Z	НА	5	275	JA.	6	314	KA	7	352	NA	7	446	RA	7	622					_										

[†] Adjustment from 50% to 100% is standard for the ranges shown

These are single standard supplies for the ranges (8.0 to 16.0VDC) & (64.0 to 128VDC), they are shown split to indicate decimal code for application of "F" options.

AC/DC-DC HF Regulated COMPACT MODULAR POWER SUPPLIES

CEA3 SERIES OPTIONS

The extra charge for each option is either a flat rate or percentage of the base model price; add the larger number to the base price.

Symbol Option	Option Description	Prices	Delivery (Weeks Added)	REMARKS
F F1	FIXED OUTPUTS Fixed output ±1.0% Fixed output ±0.2%	No charge \$15	None 1	Not available with "R" options. Available in both classes of regulation. Available in class B only
G1	ADJUSTABLE OUTPUTS Output adjust range ±10%	No charge	None	Increases resolution of adjustment output.
£., }	EXTENDED TEMPERATURE RANGE			
H1 H2 H3	Temperature range -55°C to +80°C Temperature range -40°C to +80°C Temperature range -55°C to +115°C	\$100 or 50% \$20 or 20% \$200 or 100%	4 4 6	Requires next larger case size. Storage to -62°C. Storage to -55°C Requires next larger case size. Storage to -62°C.
	INPUT VOLTAGE AND FREQUENCY			
Ľ	Input 95-135VAC, 50-420 Hz or 105-190VDC	\$20 or 10%	1	Derate maximum current to 60% of rated output.
4/24	SPECIAL CONNECTIONS			
N N1	Octal plug in lieu of standard terminations Screw terminals #6-32	\$15 \$15	3 3	Specify option "R" or "F" with "N". Sizes GA or larger, 5 amps or less. Used for connections of 20A or less. HA size or larger.
Std. P2 P3	PROTECTION CIRCUITS Current limiting Overtemperature cutout Crowbar voltage limit	No Charge \$20 \$30 or 15%	1 1 1	Limits current to protect system circuit. Limits base temperature to maximum rated. Self restarting. Protects power supply and system circuit under all circumstances. Operates at 10% or 1 volt, whichever is greater over maximum settable voltage. Remove input power to restart.
. 6 (3) (20) (20)	REMOTE PROGRAMMING			
R	Remote adjust (no pot provided)	No charge	None	Remote programming options allow power supply to be externally
R2 R3	Remote adjust plus internal pot Remote adjust with pot provided	\$5 \$5	1 S	adjusted.
	HIGH FLOAT VOLTAGE			
ับ	Output float up to ±1000V	\$10 or 10%	1	Either output terminal will withstand ±1000 volts to case or input.
が形	RUGGEDIZED			Weight increased about 50% (except W2).
W	Potted for ruggedization In polyurethane resin. GA, HA, JA KA, LA MA, NA PA QA RA	\$10 \$15 \$20 \$25 \$30 \$35	1 1 1 1 1	Fixed output or remote programming option is required with option "W".
W2	Light weight rigid foam	"W" + \$20.00	1 J	

CASE SIZES AND WEIGHTS (UNPOTTED)

CASE SIZE	- GA	HA	JA	KA	LA	MA	NA	PA	QA	RA
WIDE	23/4	3⅓6	3%	3ነ‰	415%	41% ₆	5X4	6X4	7⅓,	8%s
M DEEP	23/8	25/8	31/4	33/8	311/6	4	45/6	413/6	5%	61% ₄
HIGH	313/4	41/4	47/8	51/4	5%6	6	613%	61¾6	71/16	7%。
WT (lbs)	1 .	11/2	17/8	21/2	31/3	41/4	53/8	71/4	10	18

PRICE.

The total price is the base model price from the regulation table, plus the price of optional features selected.

		TOTAL PRICE	\$285.5C
"W"		OPTION	5.00
"R"		OPTION	NO CHARGE
"["		OPTION	23.50
"160Y102"	\$20) 237)	"B" REGULATION MODEL PRICE	
INIOL EXAMINE			,

Discount Schedule Quantity Discount 1-4 net 5-9 less 5% 10-24 less 10% 25-99 less 15% 100- factory

TERMS

NET 30 days, F.O.B. San Luis Obispo, California.

DELIVERY

Regulation class "A" and "B" supplies 4 weeks. Some options extend delivery as shown above. Shipments will be as directed, United Parcel where serviced, or Parcel Post for the remaining.



THERMAL DATA

Heat flows from regions of high temperature to regions of low temperature by:

1. CONDUCTION — heat flow within a material without material motion required.
2. CONVECTION — heat flow by physical motion of a material; e.g., liquids and gases.
3. RADIATION — heat flow by radiant energy, materials for the flow path not required.

The heat conductivity of various substances are: Silver 1.0, Copper .9, Gold .7, Aluminum .5, Iron .15, Steel .1, Silica .0024, Mica .0018 (5 conductivity corresponds to about 1°C per inch or a heat flow of 5.3 watts per square inch).

The conductivity of some aluminum alloys are three times better than others, 1100F and 6083T5 are two of the better alloys.

Convection by natural means can vary about 2 to 1 for flat auriace up versus a flat surface down.

Forced convection (fan-driven air) is a common cooling procedure and has the effects shown in the curve below.

Radiation depends to a large extent on the roughness of the surface. The rougher the better (e.g., the emissivity of aluminum unoxidized a .02 vs .3 oxidized).

From the above it is clear that heat flow is complex and quite variable. THE DATA GIVEN BELOW IS PRESENTED NOT AS ABSOLUTE BUT RATHER AS A GUIDE.

THERMAL DATA — Worst Case Condition: high input voltage, full load, no forced air.

THERMAL DATA — Worst Case Condition: high input voltage, full load, no forced air.


(°C) (c) Temp. Rise, chassis & thermat radiator mounted (°C)

(a) Power Di	saipated	Internally	(ellaw)	(b) Temp.	Rise, cha	BBB MOUL	ited (UC)			ness a	Chemia i	CIDIOI III	dinog i	
THERMAL NUMBERS	DATA	FA] CA	HA I	AL	KA _	u	CASE SIZE	MA	PA	QA.	RA	3 A	TA
1	(a) (b) (c)	2.9 2.9	3.9 3.9	4,8 4.8	6.5 6.5	8.0 8.0	9.5 9.5	11 8 6	13 9 7	17 12 8	24 11 6	32 14 9	39 17 7	47 20 9
2	(a) (b) (c)	3.8 3.8 —	5.2 5.2	6.4 6.4	8.6 8.6	11 11 —	13 13	15 10 8	17 12 10	23 15 10	31 13 8	43 18 11	52 22 10	63 26 12
3	(a) (b) (c)	5.7 6.7	7.8 7.8	9.6 9.6	13 13	16 15	19 18	22 14 12	26 17 14	34 22 15	47 20 12	65 27 17	78 31 14	94 37 17
4	(a) (b) (c)	7.6 7.6	10 10	13 13	17 16	21 20	25 23	30 20 16	35 22 18	45 28 19	63 26 16	86 34 22	100 38 18	130 46 24
5	(a) (b) (c)	11 11	16 15	19 18	26 24 —	32 29	38 34 —	45 29 23	52 32 26	68 40 28	94 37 24	130 46 31	160 53 28	190 58 32
6	(a) (b) (c)	15 14 —	21 20	26 24	35 32	43 38	51 42	60 36 30	70 41 34	91 49 36	130 46 31	170 55 39	210 62 35	250 67 40
7	(a) (b) (c)	23 22	31 28	39 35	52 43	64 49	76 55 —	90 49 42	100 52 45	140 63 49	190 58 42	260 69 52	310 75 47	380 53
8	(a) (b) (c)	30 27	42 37	51 42	69 52	85 59	100 64 —	120 58 50	140 63 56	180 71 58	250 67 50	340 78 61	420 57	500 - 62
9	(a) (b) (c)	43 38	63 49	77 55	100 64	130 73	150 78	180 71 64	210 77 69	270 71	380 64	520 75	620 69	750 76
CHASSI 光" x (in	8	10×10	10x10	10x10	10x10	10x10	10x10	12x12	12x12	12x12	15x15	15x15	15x15	15x15
RADIAT (Qty.) P	OR8	-	_	-				(1) CEATR1	(1) CEATR1	(2) CEATRI	(2) CEATR2	(2) CEATR2	(4) CEATR2	(4) CEATR2

Example: Thermal No. 5, Case SA may dissipate 160 watts, have a base temperature of 53°C above ambient for a 15" x 15" x 15" x 15" aluminum chassis mounting, reduce the 53°C to 28°C by adding four CEATR2 THERMAL RADIATORS (mounted thru chassis to base), and then have the 28°C decreased to 11°C by 400LFM air velocity to all

The base limitation to the life of your CEA Power Supply is the upper temperature of the internal components. As with most temperature-affected items, the cooler the unit the greater the life expectancy. Keeping the base temperature of your power supply under +80°C during normal operation will cause the Internal components to be safe and give a good life.

Temperature stability may require from 10 to 40 minutes after a change, e.g., turn-on. This can be an aid during intermittent duty, and should be remembered when performing a steady-state systems analysis.




THERMAL RADIATORS


Models CEATR1 and CEATR2 Thermal Radiators, designed for use with CEA Power Supplies, may be mounted directly into the module base or on the opposite side of the mounting body. The mounting hole configuration in the Thermal Radiators and the base of each Module are symmetrical so that the radiators may be mounted for airflow in either direction across the base of the Module. A coating of silicon grease should be emplied on each making surface of the Module, mounting body and be applied on each mating surface of the Module, mounting body and Thermal Radiator. The mounting body must be a smooth, highly thermal conductive metallic surface. (Minimum \$25.00 order.)


Thermal Radiator Model No.	Rediction Area (eg. id.)	Dimen:	iens ('B	Weight (Pounds)	Price Each
CEATR1	75	1.000	1.93	0.76	\$16.00
CEATR2	160	2.000	3.93	1.50	22.00






(Subject to Change Without Notice)





ITEM	PART NO.	NO. REQ'D.	DESCRIPTION	MATERIAL	FINISH
			,		





ASSY DWG: A3227

L/M: 1372

			-		-				CEA	a division of	Berkleonics, Inc	
REV.	E.0	c. o .	Τ	DAT	Ε	CK BY	APP'D.	TITLE P3 DEL	Y + FOLDB	ACK SCHEMI	TIC-CEA3, CI	EAZC
TOLERAN	ICE .	· :	± .00	80	FRAC	TIONS	ANGLES	DRAWN NKE	DATE 4/4/74	SCALE	DRAWING NO.	REV.
UNLES NOTED			± .0: ± .0		±	1/32	No. of Control of Cont	CK BY	APP 2		HJZJ3	



P.O. Box 261 Ashton, MD 20861 (301) 570-8934 (301) 570-8790 (Fax)

Installation Instructions Replacement of LSSP Power Supplies at Grand Gulf Nuclear Station

Prepared for Entergy Operations, Inc.

Purchase Order MPY00669

Report # 99110390 April 10, 2001 Revised -

refichal Bankal 4/10

Michael J. Bandarenko

Engineering Manager

4/10/01

(date)

David & File Seralls

4/10/01

David J. FitzGerald

Engineering Intern

(date)

1. BACKGROUND

FTI was tasked to develop replacement power supplies for the Load Shedding Sequencing Panels (LSSP) for Entergy Operations. The existing power supplies used in the LSSP cabinets are obsolete, because the company that manufactured them, a power supply vendor known as CEA, has gone out of business.

Because the power supplies can no longer be acquired, new assemblies were designed to do the same job, in the same space, within the same tolerances. Suitable power supplies manufactured by another power supply company (Lambda) were identified which, when appropriately packaged, require no mounting modifications to the LSSP cabinet. The replacement power supplies physical dimensions and mounting hole locations are different than the existing power supplies. Consequently, replacement of the existing LSSP power supplies required the design and manufacture of a new power supply mounting plate to simulate the CEA power supplies mounting characteristics.

The new power supplies with their associated heat sinks are mounted to this bracket/plate and the bracket has mounting studs that duplicate the CEA power supplies mounting stud arrangement. Fabricating a new mounting plate and assembling the replacement power supply to this plate permits installation of a power supply assembly which duplicates the mounting of the current power supplies. This alleviates any modifications to the current power supply chassis installed in the LSSP cabinet.

The new power supplies also require an external resistor to adjust the output voltage. This external resistor is required even if the output voltage is fixed. This resistor is mounted (soldered) across the power supply terminal pins. Installation of the current power supplies requires soldering of the supply terminals to the cabinet wiring. This will not be true of the replacement supplies. New wiring between the power supplies and the cabinet equipment is part of the replacement power supplies since the existing wire lengths are not compatible with the new power supply terminal locations.

Step-by-step installation instructions for field technicians are required to ensure proper procedures are followed. This document contains unpacking procedures, instructions for the removal of the existing power supply, installation of the replacement power supply, and wiring procedures. The procedures in this document will ensure that the power supply is installed correctly and in a safe manner for equipment and personnel.

2. UNPACKING PROCEDURES

The replacement power supply is individually boxed and sealed in a vapor proof bag that contains desiccant. Open the box by cutting the sealing tape. Remove the vapor proof bag containing the power supply form the box. Open the vapor proof bag by cutting the bag near the point of heat sealing. This will allow resealing of the bag if necessary. Remove the power supply from the bag and the bubble wrap from the power supply.

3. REMOVAL OF EXISTING POWER SUPPLY

Technicians need to remove the old power supply from the LSSP equipment. To do this, first open the LSSP panel door and turn off the ESF power to the LSSP. Then access the interior of the LSSP by swinging open the Control Panel. Disconnect the wires from the power supply to the terminal blocks (TB) and/or relay. Do this by removing the screws securing the wires at the TB or relay and removing the wires. Remove the nuts from the underside of the Control Panel securing the power supply using a 3/8-inch wrench for the 15-volt power supply and 7/16-inch wrench for the 24-volt power supply. Set nuts aside for reinstalling the new power supply. Remove and dispose of the old power supply in accordance with local procedures.

4. INSTALL REPLACEMENT POWER SUPPLY

Once the old power supply is removed, the new power supply may be installed. First remove the bottom nut, lock washer and flat washer from each power supply mounting stud.

DO NOT REMOVE THE NUTS CLOSEST TO THE MOUNTING PLATE THAT FASTEN THE BOLTS TO THE POWER SUPPLY ASSEMBLY.

Orient the power supply so that the plate on the back of the power supply faces toward the back of the LSSP when the Control Panel is closed. See Figure 1 for correct orientation of new power supply. This orientation is necessary to satisfy seismic qualification. As a further orientation check, the hole in the bottom of the power supply bracket should line up with the large hole in the power panel plate. Then set the power supply mounting bolts in their respective holes in the bottom of the Power Panel Plate. Use the mounting hardware removed above to remount the new power supply or use the mounting hardware from the previously removed supply to secure the power supply to the Power Panel Plate. Discard excess material or save for spare parts.

5. WIRING OF POWER SUPPLY

Reconnect wiring to the TB and/or relay. Output voltage wires may need to be routed through the clearance holes in the mounting bracket and power supply panel to access TB1 and TB 2 terminals. Other wires can be routed on top of the power panel plate. Follow the identifying wire markers to determine correct connection points.

CAUTION – POWER SUPPLY WILL BE DAMAGED BY APPLICATION OF REVERSE POLARITY OF THE INPUT SUPPLY VOLTAGE (+125 VDC). ENSURE CORRECT CONNECTION OF POWER SUPPLY LEADS PRIOR TO ENERGIZING EQUIPMENT.

1 OF 1

SHEET

84 s/1/02 REV. DESCRIPTION DATE LAMBDA POWER SUPPLY ALLUMINUM MOUNTING PLATE OUTPUT TERMINALS FINNED HEAT SINK Top of Cabinet WIRE BUNDLE FASTENDED HERE WITH CABLE CLAMP Rear of Cabinet INPUT TERMINALS Side of Cabinet **MOUNTING STUDS** P.O. BOX 281
ASHTON, MD 20081

GRAND GULF NUCLEAR STATION
REPLACEMENT POWER SUPPLY
MOUNTING ARRANGEMENT
DWG NO FTI FSCM NO FIGURE 1 Α

Figure 1. Correct Orientation of Power Supply

SCALE

1:1

VMA 02/0010 0045
Page 8 of 44

885/7/02


Replace screws at the TB or relay to secure the wires. Tie down all wires to existing wire bundles with cable ties and verify wires are not left in a position where they can be pinched when the Control Panel door is closed. Verify all power supply terminations are properly connected.

6. POWER SUPPLY ADJUSTMENT

Power supply voltage can be adjusted with the potentiometer mounted to the side of the power supply case. A small straight blade screwdriver should be used for this purpose. Care must be exercised to adjust the potentiometer in small increments to avoid over voltage of the power supply output. If the power supply output voltage is adjusted to be above the over voltage crowbar limit, the power supply will need to be reset by cycling input power.

Reapply power to the LSSP. Using the potentiometer, adjust the power supply for the nominal voltage (+15 Vdc or +24 Vdc) + 0.1/-0.0 Vdc at the terminal lug connection points in the LSSP. Remove power from the LSSP.

Close the Control Panel door. Reapply power to the LSSP according to the Initial Startup procedure documented in paragraph 7.5 in the LSSP Instruction Manual.



Lambda's PH Series of full function modules offers the ability to power external monitoring signals, accommodation for N + 1 and scaleable power systems, and 90% efficiency all at the lowest prices available.

VMA 02/0010
Page 9 of 44

SUS/2/02

TECHNICAL DATA PH300F-110 Series of DC-DC Converters



Lambda Electronics Inc. △ 515 Broad Hollow Rd. • Melville, NY 11747 Tel: 516-694-4200 • 1-800-LAMBDA-4/5 • Fax: 516-293-0519

5/96 TDPH300F-110

Table	. ∧f	Can	ton	+0
Table	: OI	COH	uer	LLS

		Page
I.	Scope	2
-		
II.	Specifications	2
	- Outline Drawing	3
	- -	
III.	Test Data	4
	Steady State Data	,
	- Regulation - Line and Load, Temperature Drift	4
	- Output Voltage and Ripple Voltage vs. Input Voltage	6
	- Efficiency and Input Current vs. Output Current	7
	- Efficiency vs. Input Voltage	8
	Warm Up Voltage Drift	9
	O.C.P. Characteristics	10
	O.V.P. Characteristics	12
	Output Rise Time	13
	Output Fall Time	15
	Output Rise Time with ON/OFF Control	17
·* .	Output Fall Time with ON/OFF Control	19
	Dynamic Load Response	21
	Inrush Current Waveform	22
	Output-Ripple, Noise	23
IV.	Environmental Data	24
IV.	Vibration Test	24 24
	Drop Test (National Safety Transit Test)	2 4 25
*	Noise Simulation Test	26
	Electro-Static Discharge Test	27
	Impulse Test	28
	High Temperature Storage Test	29
•	Low Temperature Storage Test	30
	Resistance to Soldering Heat Test	31
	Thermal Shock Test	32
	ANDIANA SANDA ADDO	02
v.	Reliability Data	33
	MODE Calculated Values of MODE	99

TDPH300F-110

Lambda Electronics Inc. 🛆

Page 1

VMA 02/0010 0045
Page 10 of 44

SUI/7/02

8487/02

This Technical Data manual contains specifications and typical performance characteristics to aid in designing the power supply into an application. Due to component and manufacturing tolerances, Lambda cannot guarantee that all power supplies will produce identical performances to the characteristics enclosed. Lambda does guarantee conformance to the published specifications included below. For other information, refer to the instruction manual.


II. SPECIFICATIONS

МОІ	DEL	PH300F-110						
ITEMS	PH300F- 110-2	PH300F- 110-3	PH300F- 110-5	PH300F- 110-12	PH300F- 110-15	PH300F- 110-24	PH300F 110-28	
Nominal Output Voltage	٧	2	3	5	12	\$ 15 · · ·	24	28
Maximum Output Current	A	-60	60	60	25	20	12.6	10.8
Nominal Output Power	w	120	180	300	300	300	302.4	302.4
Efficiency (Typ.) 1	R	68	73	83	86	87	80	- 90
Input Voltage Range	34) W 1.			88 - 185Vd			
Input Current (Typ.) *1	A	1.60	2.24	3.29	3.17	3.13	3.09	3.05
Output Voltage Accuracy •1	%	Ø silin i s	45. 4, 1 4, 1		±1	rin, reserv		and property
Output Voltage Range *9	96	± 2	0%		+	20% to -60	196	
Maximum Ripple & Noise *8	m۷	100	100	100	150	150	240	280
Maximum Line Regulation *2	•	20mV	20mV	20mV	48mV	60mV	96mV	112mV
Maximum Load Regulation *3	•	40mV	40mV	40mV	.96mV	120mV	192mV	224mV
Overcurrent Protection *4	Α	100		1	105% - 1409	76		
Overvoltage Protection *5	V.	165%	240%	1.0%	1	25% - 1459	6	3 3441 1
Remote Sensing *7	•	1		- 1	Possible	•		
Remote ON/OFF Control •7	•		Possible (Short : ON, Open : OFF)					
Parallel Operation *7	\cdot				Possible			
Series Operation *7	-		Possible					
I.O.G. Signal *7	-			Possible (Open collec	tor output)		
Operating Temperature		-20	-20°C - +85°C (Baseplate); Ambient Temperature min. = -20°C				°C	
Operating Humidity				. 3	0% - 95% R	Н		· ·
Storage Temperature	•				40°C - +85°	С	•	
Storage Humidity	•			10	0% - 95% R	н		
Cooling •6	Ŀ			Co	nduction co	oled	The Section	- William Co
Temperature Coefficient	(%)				0.02%/°C			<u> </u>
Isolation Voltage (for 1 minute		Input - Chassis: 2.5kVac; Input - Output: 3.0kVac; Output - Chassis: 500Vdc						
Isolation Resistance	Ŀ	More than 100MΩ@ 25°C and 70% RH Output-Chassis: 500 Vdc						
Vibration:	***	10 - 55Hz amplitude (1 minute sweep) less than 5G X, Y, Z 1 hour each						
Shock	Ŀ	Less than 20G						
Weight	$\lceil \cdot \rceil$			- 25	0 g / 0.551	lbs.		
Size (W.H.D.)	T.		14	6 x 12.7 x 8	6mm / 5.75	" x 0.5" x 3	.39*	

Lambda Electronics Inc. 🛆

TDPH300F-110

^{6.} Heatsink has to be chosen according to the Instruction Manual.



TDPH300F-110

Lambda Electronics Inc. 🛆

Note 1: Model name, input voltage range, Nom. output voltage and Max. output current are shown here in accordance with the specifications.

III. TEST DATA Steady State Data

Regulation - Line and Load, Temperature Drift

VMA 02/0010-0045
Page 13 of 44

5V

1. Regulation - Line and Load

Conditions Ta: 25°C

lout Vin	88Vdc	110Vdc	185Vdc	Line Re	gulation
0 %	5.000 V	5.000 V	5.000 V	0 mV	0 %
50%	5.002 V	5.002 V	5.002 V	0 mV	0 %
100%	5.006 V	5.006 V	5.006 V	0 mV	0 %
Load	6 mV	6 mV	6 mV		
Regulation	0.12 %	0.12 %	0.12 %		

2. Temperature Drift

Conditions Vin: 110 Vdc

Iout: 100%

Та	-20 °C	25 °C	85 °C	Temp. Stability
Vout	4.992 V	5.006 V	5.006 V	14mV / 0.28%

12V

1. Regulation - Line and Load

Conditions Ta: 25°C

lout Vin	88Vdc	110Vdc	185Vdc	Line Re	gulation
0 %	12.000 V	12.000 V	12.000 V	0 mV	0 %
50%	12.000 V	12.001 V	12.001 V	1 mV	0.01 %
100%	12.000 V	12.000 V	12.000 V	0 mV	0 %
Load	0 mV	1 mV	1 mV	100	
Regulation	0%	0.01 %	0.01 %		.*.

2. Temperature Drift

Conditions Vin: 110 Vdc

Iout: 100%

I	Та	-20 °C	25 °C	85 °C	Temp. Stability
	Vout	11.972 V	12.000 V	12.003 V	31mV / 0.26%

Lambda Electronics Inc. A

TDPH300F-110

Dane A

Regulation - Line and Load, Temperature Drift

VMA 02/0010 OCLS Page 14 of 44

24V

1. Regulation - Line and Load

Conditions Ta:25°C

lout Vin	88Vdc	110Vdc	185Vdc	Line Reg	julation
0 %	24.010 V	24.010 V	24.010 V	0 mV ,	0 %
50%	24.010 V	24.010 V	24.010 V	0 mV	0 %
100%	24.010 V	24.010 V	24.010 V	0 mV	0 %
Load	0 mV	0 mV	0 mV	1 : 5	
Regulation	0 %	0 %	0%		

2. Temperature Drift

Conditions Vin: 110 Vdc

Iout: 100%

Ta	-20 °C	25 °C	85 °C	Temp. Stability
Vout	23.930 V	24.010 V	24.020 V	90mV / 0.37%

TDPH300F-110

Lambda Electronics Inc. 🛆

Page 15 of 44 Conditions Iout: 100% Ta:-20°C 25°C · 85°C 5V 6 600 Output Voltage 500 Ripple Voltage (mV) Output Voltage (V) 400 300 200 Ripple Voltage 100 0 0 80 140 200 Input Voltage (Vdc) 12V 12 600 Output Voltage 500 Output Voltage (V) Ripple Voltage (mV) 400 300 200 Ripple Voltage 2 100 0 0 140 200 Input Voltage (Vdc) 24V 24 600 Output Voltage 20 500 Ripple Voltage (mV) Output Voltage (V) 16 400 12 300 200 Ripple Voltage 100 0 140 200 0 80 Input Voltage (Vdc) Lambda Electronics Inc. 🛆 TDPH300F-110 Page 6

Output Voltage and Ripple Voltage vs. Input Voltage


V MA 02/0010

Conditions

Vin:88Vdco


110Vdc □ 185Vdc △ Ta: 25°C

5V




VMA 02/0010-Page 16 of 44

12V



24V



TDPH300F-110

Lambda Electronics Inc. 🛆


Conditions

Iout: 100%


Ta: 25°C

VMA 02/0010-0045
Page 17 of 44


5V



12V



24V



Page 8


Lambda Electronics Inc. 🛆

TDPH300F-110

Conditions Vin: 110V


Vin: 110Vdc Iout: 100% Ta: 25°C

5V




VMA 02/0010-0045 Page 18 of 44 SUSTA/02

12V



24V



TDPH300F-110

Lambda Electronics Inc. 🛆

Vin: 88Vdc -

110Vdc ---

TDPH300F-110

Conditions


185Vdc -Ta: 25°C 5V 5 Output Voltage (V) 818 5/2/02 VMA 02/0010-0045 3 Page 19 of 44 2 1 0 L 200 300 100 Output Current (%) 12V 12 10 Output Voltage (V) 6 2 200 100 300 Output Current (%) 24V 24 20 Output Voltage (V) 0 100 200 300 0 Output Current (%)

Lambda Electronics Inc. 🛆

Vin:110Vdc Conditions


Ta:-20°C -25°C -85°C -

5V




84 S/2/02 VMA 02/0010 6045 Page 20 of 44

12V



24V



TDPH300F-110

Lambda Electronics Inc. 🛆

Lambda Electronics Inc. 🛆

Page 12

TDPH300F-110

TDPH300F-110

24V

Lambda Electronics Inc. 🛆

100V / DIV

10V / DIV

Page 13

- 24V

- 0٧

- Vin

10mS / DIV

Lambda Electronics Inc. 🛆

Page 14

TDPH300F-110

Output Rise Characteristics

COMUMBONS


¥ 111 . 1 10 ¥ UC

SHS/2/02 VMA 02/0010-0045


Page 24 of 44

Iout: 0% Ta: 25°C


5V



12V



24V



TDPH300F-110

Lambda Electronics Inc. 🛆

Conditions Vin: 110Vdc Iout: 100% Ta: 25°C 5V - 50 VMA 02/0010 0045 - 0V Page 25 of 44 - Vin 2V/DIV 100V/DIV 1mS/DIV 12V - 12V - 0V - Vin 5V/DIV 100V / DIV 2mS / DIV 24V - 24V - OV - Vin 100V / DIV 5mS / DIV 10V/DIV TDPH300F-110 Lambda Electronics Inc. 🛆 Page 16

Output Fall Characteristics

Conditions Vin: 110Vdc Iout: 0% Ta: 25°C 5V - 5V 8447/02 VMA 02/0010-0045 Page 26 of 44 - 0V - On/Off Control 2V/DIV 5V/DIV 10mS/DIV 12V - 12V - 07 - On/Off Control 5V/DIV 5V/DIV 10mS / DIV 24V - 24V - 07 - Vin 10V / DIV 100V / DIV 10mS / DIV Lambda Electronics Inc. 🛆 TDPH300F-110 Page 17

Conditions Vin:110Vdc Iout: 100% Ta: 25°C 5V - **5**V VMA 02/0010 0045 - 0٧ Page 27 of 44 On/Off Control 5V/DIV 10mS / DIV 2V/DIV 12V - 12V - OV On/Off Control SV/DIV 5V/DIV 10mS/DIV 24V - 24V - 0V On/Off Control 10mS/DIV 5V/DIV 10V/DIV TTOPH300F-110 Lambda Electronics Inc. 🛆 Page 18

Output Rise Characteristics with ON/OFF Control

Conditions Vin: 11UVdc
Iout: 0%
Ta: 25°C

-5V

VMA 02/9010-004/
Page 28 of 44

-0n/Off
Control


- 12V

- 0V

On/Off Control

IS/DIV

SV/DIV SV/DIV




TDPH300F-110

5V

.12V

Lambda Electronics Inc. 🛆





Vin: HUVac

Ta: 25°C


815/2/02


5V







12V





24V





TDPH300F-110

Lambda Electronics Inc. 🛆

Inrush Current Waveform

Conditions Vin: 110Vdc

Iout: 100%

Sasplas

VMA 02/0010 0045 Page 31 of 44

- Iin - Vin 20A / DIV 100V / DIV 20µS / DIV

Lambda Electronics Inc. 🛆

TDPH300F-110

Conditions Vin: 110Vdc

Iout: 100%


Ta: 25°C

VMA 02/0010-0045


Page 32 of 44

5V

Differential Mode




Common and Differential Mode




12V

Differential Mode




Common and Differential Mode




24V

Differential Mode



Common and Differential Mode



TDPH300F-110


Lambda Electronics Inc. 🛆

IV. ENVIRONMENTAL DATA Vibration Test

 Equipment Used - vibration test system F-400-BM-DCS-7800 from Emic Corp. 905-FN Vibrator Generator

2. Test Setup

VMA 02/0010 0045 Page 33 of 44



3. Test Conditions:

Sweep Frequency: 10 - 55Hz Sweep time: 1 minute Acceleration: constant Test Time: 1 Hour each

Tested to 5G in the X, Y, Z direction

- 4. Acceptance Criteria The following parameters must remain within their specified limits in order for the test to be considered successful:
 - a. Output Voltage
 - b. Ripple Voltage (at nominal input and output)
 - c. Mechanical condition (no breakage)
- 5. Test Results

PASS	FAIL
1	

ltcm	Output Voltage	Ripple Voltage	U.U.T. State	
	5.000V	64mV	OK	
х	5.000V	64mV		
Y	5.000V	64mV	OK	
Z	5.000V	64mV		
	Y	x 5.000V Y 5.000V	x 5.000V 64mV X 5.000V 64mV Y 5.000V 64mV	

Lambda Electronics Inc. A

TDPH300F-110

Drop Test (National Safety Transit Test)


1. Scope

This procedure is performed on all Lambda power supplies weighing less than 100 lbs.

2. Test Method

The power supply is packed into a shipping container and then dropped on a bare concrete surface from a height of 24 inches for units with a gross weight between 10 and 100 lbs., and 30 inches for units with a gross weight less than 10 lbs. A total of 14 drops are made, 6 on the different faces of the unit, and 8 on each of the corners.

After each drop, the container is opened and the unit is inspected for damage. If there is no evidence of damage, the unit is re-packed and the test is continued. The results are then recorded.



VMA 02/0010-0045 Page 34 of 44

3. Test Results

ſ		Pass	Fail
	A	✓	
	В	∜.	
	С	1	٠.
	D	1	
	E	1	
1	F	1	

	Pass	Fail
G	7	
н	1	
I	1	
J	√	
κ	1	
L	1	
м	√	
N	1	

TDPH300F-110

Lambda Electronics Inc. A

_ 618 S/1/02

VMA 02/0010 0045 Page 35 of 44


1. Equipment Used - Noise Simulator: INS-4420 (Noise Laboratory Co., LTD)

Filter: MBS-1205-22 (Nemic Lambda)

Bridge Rectifier: PGH758A (Nihon International) Electrolytic Capacitor C1: 200V, 1000µF x 6 Ceramic Capacitor C2: 400V, 4700pF

Choke Coil L1: 1mH

2. Test Setup



3. Test Conditions

Input Voltage: 110Vdc Output Voltage: 5Vdc Output Current: 0A, 30A Baseplate Temperature: 25°C Pulse Width: 50ns - 1000ns Noise Level: 0 - 2kV Phase Shift: 0-360°

Polarity: +,-

MODE: NORMAL, COMMON

TRIG SELECT: LINE

4. Acceptance Criteria

- a. No damage to U.U.T.
- b. No output failure
- c. No other malfunction

5. Test Results



Lambda Electronics Inc. 🛆

TDPH300F-110

Electro-Static Discharge Test

1. Equipment Used: ESS-630A (Noise Laboratory Co., LTD.)

Discharge resistance: 330Ω


Capacity: 150pF

Noise Filter: MBS-1205-22 (Nemic-Lambda)

VMA 02/0010 0045 Page 36 of 44

2. Test Setup and Methodology

Verify that the output is within normal operating specifications when the testing voltage is applied to the operating U.U.T. Test voltage is applied to the input terminal, output terminal and FG (baseplate) terminal. Testing cycle is at +, - for three times each, and the applied voltage is to be gradually increased from 3KV to 15KV.



3. Test Conditions

Ambient temperature: 25°C Input voltage: Rated Output voltage: Rated

Output Current: Rated

Test voltage: $\pm 3KV$, $\pm 5KV$, $\pm 10KV$, $\pm 15KV$

- 4. Acceptance Criteria
 - a. No damage to U.U.T.
 - b. No output failure
 - c. No other malfunction
- 5. Test Results

TDPH300F-110

Lambda Electronics Inc. A

Bushloz

VMA 02/0010 00/65 Page 37 of 44

1. Equipment Used: LSS-720-T54 (Noise Laboratory Co., LTD)

Noise Filter: MBS-1205-22 (Nemic-Lambda) Bridge Rectifier: PGH758A (Nihon Inter.) Electrolytic Capacitor C1: 200V, 1000µF x 6

Ceramic Capacitor C2: 400V, 4700pF

Micro Gap Absorbers: DSA-501MA-0.6 (MMCC)

ZNR Transient / Surge Absorbers : ERZ-C10DK471 (Matsushita Elec.)

100 90


> 50 30

> > 1.2μS

Applied Voltage (%)

Choke Coil L1: 1mH

2. Test Setup



3. Test Conditions

Input voltage: Rated
Output voltage: Rated
Output current: Rated
Ambient temperature: 25°C

Test voltage: from 0KV to 5KV in 0.5KV increments

Test point: AC applied between FG-AC (L, N), and FG-DC (+V, -V)

Test cycles: 3 times per test voltage

Polarity: +,-

4. Acceptance Criteria

- a. No damage to U.U.T.
- b. No output failure
- c. No other malfunction

5. Test Results

PASS	FAIL
1	3 7

Test Number	Test Voltage	Test Result
1	2.0KV	OK
2	5.0KV	ОК

Lambda Electronics Inc. 🛆

TDPH300F-110

High Temperature Storage Test

1. Equipment Used: Platinous Lucifer PL-2G from Tabai Espec Corp.

VMA 02/0010 OUKS Page 38 of 44

2. Test Conditions

of U.U.T.'s : 3 units

Ambient Temperature: 85°C Test Time: 96 Hours, non-operating

3. Test Setup and Methodology

It is verified that the output is within normal operating specifications when the testing voltage is applied to the U.U.T. The unit is then put into a testing chamber, and the temperature is gradually increased from 25°C to 85°C. After a period of 96 hours at 85°C, the unit is taken out and left for 1 hour at room temperature. The output is then checked again.

4. Acceptance Criteria

- a. No damage to U.U.T.
- b. No output failure
- c. No other malfunction

5. Test Results

PASS	FAIL
1	

Check	No	. 1	No. 2		No. 3	
Item	Before	After	Before	After	Before	After
Output Voltage	5.005V	5.005V	5.002V	5.001V	5.003V	5.005V
Ripple Voltage	65mV	65mV	62mV	61mV	60mV	61mV
Line Regulation	0mV	0mV	lmV	1mV	lmV	lmV
Load Regulation	5mV	5mV	6mV	6mV	Sm∨	5mV
Isolation Resistance	ОК	ОК	ок	ок	ок	ОК
Withstand Voltage	ок	ок	ок	ОК	ок	OK
Appearance	ок	ок	ок	ок	ок	ОК

TDPH300F-110

Lambda Electronics Inc. A

Low Temperature Storage Test

1. Equipment Used: Platinous Lucifer PL-2G from Tabai Espec Corp.

2. Test Conditions

of U.U.T.'s : 3 units

Ambient Temperature: -40°C
Test Time: 96 Hours, non-operating

3. Test Setup and Methodology

It is verified that the output is within normal operating specifications when the testing voltage is applied to the U.U.T. The unit is then put into a testing chamber, and the temperature is gradually decreased from 25°C to -40°C. After a period of 96 hours at -40°C, the unit is taken out and left for 1 hour at room temperature. The output is then checked again.

- 4. Acceptance Criteria
 - a. No damage to U.U.T.
 - b. No output failure
 - c. No other malfunction

5. Test Results

PASS	FAIL
✓	

Check	No	. 1	No. 2		No. 3	
læm	Before	After	Before	After	Before	After
Output Voltage	5.005∨	5.005V	5.000V	5.001V	5.003V	5.003V
Ripple Voltage	62mV	62mV	60m∨	60mV	60m∨	60mV
Line Regulation	0mV	0mV	0mV	0m∨	1mV	lmV
Load Regulation	8mV	8mV	5mV	5mV	6mV	6mV
Isolation Resistance	ОК	ок	ок	ок	ок	ок
Withstand Voltage	OK	ок	ок	ОК	ок	ОК
Appearance	OK	ок	ок	ок	ок	ОК

lambda Flectronice Inc. A.

TDPH300F-110

Page 39 of 44 825/1/02

Dane 20

Resistance to Soldering Heat Test

1. Equipment Used: Automatic dip soldering machine from Osaka Asahi Kagaku

2. Test Conditions

of U.U.T.'s: 1 unit

Dip Soldering Temperature: 260°C

Dip Time: 10 seconds

Pre-heating Temperature: 120°C Pre-heating Time: 60 seconds

3. Test Setup and Methodology

It is verified that the output is within normal operating specifications when the testing voltage is applied to the U.U.T. The unit is then put on a universal circuit board, and transferred to flax-dripping, pre-heating and soldering in the dip machine. It is then left at room temperature for one hour. The output is then checked again.

4. Acceptance Criteria

- a. No damage to U.U.T.
- b. No output failure
- c. No other malfunction

5. Test Results

PASS	FAIL
1	

Check	No. 1				
ltem .	Before	After			
Output Voltage	5.005V	5.004V			
Ripple Voltage	60mV	60mV			
Line Regulation	2mV	2mV			
Load Regulation	8mV	8mV			
Isolation Resistance	ок	OK			
Withstand Voltage	ОК	ОК			
Appearance	ок	ОК			

TDPH300F-110

Lambda Electronics Inc. A

Page 31

6945/1/02 VMA 02/0010-0045

Page 40 of 44

Thermal Shock Test

1. Equipment Used: Thermal shock chamber TSV-40 from Tabai Espec Corp.


Ed 5/7/02 VMA 02/0010-0045 Page 41 of 44

2. Test Conditions

of U.U.T.'s : 5 units

Standard: subjected to JIS C5030 Ambient Temperature: -40°C to 85°C Test Time: See drawing at right

Test Cycle: 50, 100 cycles, non-operating



3. Test Setup and Methodology

It is verified that the output is within normal operating specifications when the testing voltage is applied to the U.U.T. The unit is then put into a testing chamber, and is tested according to the above cycle. After 50 and 100 cycles, the unit is left for 1 hour at room temperature. The output is then checked again.

- 4. Acceptance Criteria
 - a. No damage to U.U.T.
 - b. No output failure
 - c. No other malfunction

5. Test Results

Lambda Electronics Inc. \triangle

TDPH300F-110

V. RELIABILITY DATA MTBF - Calculated Values of MTBF

MA 02/9010 0045
Page 42 of 44

1. Part count reliability projection

The calculation is based on MIL-HDBK-217F Parts Count Reliability. One environment is given as applicable for a power supply. The definition of this environment is:

Ground, Fixed - Conditions less than ideal such as installation in permanent racks with adequate cooling air and possible installation in unheated buildings; includes permanent installation of air traffic control, radar and communications facilities.

The Electronic Industry Association of Japan (EIAJ) has a technical committee for power supplies which publishes reliability data giving a combined π_0 and λ_G for use in reliability prediction.

MIL-HDBK-217F

MTBF =
$$\frac{1}{\lambda \text{equip}} = \frac{1}{\sum_{i=1}^{n} \text{Ni}(\lambda_G) i (\pi_Q) i} \times 10^6 \text{(Hours)}$$

where:

λequip: Total Equipment Failure Rate (Failure / 10⁶ Hour)

 $\lambda_{\rm G}$: Generic Failure Rate for the 'ith Generic Part (Failure / 10^6 Hour)

 π_o : Quality Factor

Ni : Quantity of the 'ith Generic Part

n: Number of different Generic Part categories

2. Results: MTBF@ Ground, Fixed = 297,359 Hours

							1.11
•	#		NOTES			VMA	bustalor 02/ 0010 0045 43 of 44
						Page	43 of 44
					-		-
							C
					* .		
		• •					<u>-</u>

lambda Electronice Inc. A

VMA 02/0010-0045 Page 44 of 44

△LAMBDA QUALITY

DEFINITION

Quality at Lambda means error-free output which meets the needs and exceeds the expectations of our internal and external customers.

IMPLEMENTATION

It is each individual's responsibility to understand his or her customer's needs and expectations and deliver products and services which achieve Lambda Quality.



Attachment 5 to GNRO-2015/00012

LSS Vendor Information



Data Review Scope

Under Entergy Contract 10292342-00 FTI was tasked with reviewing legacy Grand Gulf Load Shedding Sequencing (LSS) system data to try and determine the basis for the 1% accuracy specified in the vendor manual for the LSS Undervoltage Bistable card. Specifically, FTI was asked to:

- Review their archived data files to identify the basis for the 1% uncertainty value for the LSS Bistable card. This will include identifying the drift interval included in the 1% value and what allowance is made for temperature effect and power supply effect.
- 2) If no basis for the 1% accuracy value can be located, FTI will review the Vitro qualification reports and provide temperature effect and power supply effect specifications for the Bistable cards if it is contained in the qualification reports. No analysis is required if the data is not contained in these reports.

2. Background

Grand Gulf received a finding in the last INPO assessment concerning the setpoint validation calculation for the 90% (degraded voltage) setpoint. In the existing calculation, a total uncertainty is determined utilizing a 1% accuracy value, M&TE error, and bistable drift. The drift is statistically calculated based on actual calibration data history. The calculated drift value is considered conservative since it includes accuracy, M&TE, temperature effects, and power supply effects.

The System Instruction Manual For Load Shedding and Sequencing Panel, dated March 1978, paragraph 4.3.2 states "The trip point of any bistable card may be adjusted from 65% to 95% of 120 Vac by means of a multi-turn potentiometer on each card and will maintain a long term accuracy of \pm 1% of initial setting". FTI interprets this to be the accuracy considering all factors including basic design tolerances, environmental factors (temperature, humidity), and component drift (not related to temperature and humidity), just based on how it is stated.

Instead of utilizing the \pm 1% accuracy value stated in the system manual, Grand Gulf has utilized \pm 0.2 V specified in a plant calibration procedure.



Document 10090230

Page 3 of 4

Revision: _11/h3/10

3. Findings

FTI reviewed the archived data specifically designated as being for the Grand Gulf LSS System. There is extensive data on system spare parts, modifications, and initial problems with the system when originally installed, but this doesn't help answer the setpoint validation question.

There was some factory acceptance test data for individual Bistable cards delivered as spare parts. The Bistable card is what Vitro referred to as a "Standard Card" that was designed to be used in multiple systems (as denoted by the 0423 drawing number prefix). The AC Bistable Card test procedure (TP 0423-2757, Rev A) paragraph 1.3.3 establishes a power supply baseline of 15Vdc \pm 15 mV (\pm 0.1%). Paragraph 1.3.8 adjusts the trip point to 108 ± 0.1 Vac, then paragraph 1.3.11 tests the actual trip to be 108 ± 1.2 Vac (\pm 1.1%). Actual test result data shows the trip point to be much closer than this tolerance. The ambient temperature trip point result was 107.98 Vac or 0.02%. There is no indication on whether the tolerance value considers power supply effects or long term drift.

The system test procedure (TP 2699-1005, Rev C, dated 1-18-79) tests the set and reset points of the AC Bistable which indicate the deadband and provide some evidence of tested accuracy. Pages 14 and 15 of this procedure tests each of the Bistable cards at three input voltage values (84 Vac, 96 Vac, and 108 Vac) and verifies the trip setting and reset values. For the 96 Vac test, the trip voltage is set to 96 ± 0.05 Vac and the reset is verified to occur at 96.7 ± 0.5 Vac.

We also identified some pertinent qualification test data. Most of the qualification data was related to seismic qualification as opposed to environmental qualification. This system was originally qualified as part of a real time aging program called the Sequencer Pacer and consequently the LSS was not qualified as a complete system configured just like the Grand Gulf LSS. What that means is that there isn't any qualification data that pertains to string accuracies, drift, or combined tolerances at the system level. However, since this was a real time aging program it could be assumed that the qualification tolerances consider all effects including power supply effects and long term drift.

What does exist in the Qualification Report Load Shedding and Sequencing Panel, dated October 31, 1978, are environmental test results. Appendix A or this report is test procedure TP 2699-1005-1, Rev B. This test data is taken at ambient conditions and section 5.11 adjusts the trip point to be within \pm 0.5 Vac. Appendix B contains multiple copies of TP 0423-2757, Rev A (card level test procedure) performed at different temperatures. Paragraph 1.3.7 adjusts the trip point to 108 ± 0.1 Vac. Paragraph 1.3.11 verifies the trip voltage. The stated tolerance is 108 ± 1.2 Vac ($\pm 1.1\%$) but the actual measurements were much closer at 107.94 Vac at 0°C (0.06%) and 107.37 Vac at 60°C (0.6%).



Document 10090230

Page 4 of 4

Revision: _11/13/10

FTI engineers also reviewed the engineering notebooks for the engineer responsible for the system, and we expanded the data search beyond the Grand Gulf specific data and reviewed other engineering notebooks in the same time frame (33 years ago) to see if a different engineer may have performed calculations related to the Bistable card. Page 6 of Engineering Notebook #503 (Robert L. Wolkowitz0 shows calculated bistable circuit variations over temperature from 23° C to 60° C at input voltages from 80 Vac to 140 Vac. The maximum variation in the trip point across this range is 0.941%.

4. Conclusions

The data identified that relates to the Bistable setpoint accuracy is summarized in the table below. We were not able to identify specific analytical calculations related to the Bistable accuracy, or the basis for the statement in the System Instruction Manual. It was determined that the power supply accuracy is specified to be 0.1% for testing purposes, the temperature effect data is contained in the system qualification report (worst case tested 0.6%), and no data specifically related to long term drift was identified. The data is summarized below.

	Reference Accuracy	Temp Effect	Power Supply Effect	Drift
Tolerance	1.1%	NA	0.1%	NA
Measured	0.02%	0.6%	NA	NA

NA - Not Available

The test data while not specifically testing individual parameters, does provide evidence that all factors are included in the 1% stated accuracy including temperature effect, power supply effect, and drift.

Attachment 6 to GNRO-2015/00012

LSS Reset Information

Attachment 6 to GNRO-2015/00012 Page 1 of 1

GEXI 2011-00032

----Original Message-----

From: joseph.fitzgerald@ftiengineering.com [mailto:joseph.fitzgerald@ftiengineering.com] Sent: Thursday, December 08, 2011 11:04 AM

To: BRYANT, TIMOTHY M

Subject: Re: another LSS bistable question

Tim:

The reset would have the same accuracy as the trip, but that isn't the number you have cited here. The deadband is basically generated by a diode forward voltage drop. The diode forward voltage drop is typically 0.7 vdc, but can vary +/- 0.5 vdc depending on the diode. However, for any given diode it will be very repeatable. So the 0.5 vdc isn't an accuracy, it is a range.

Joe

Joe

As discussed previously, we are assuming a reference accuracy of 0.2 volts for the setpoint accuracy of the bistable trip which is conservative based on the FTI report 10090230. We also assume a drift of 1.03 volts based on a review of actual calibration data. For some reason we are also assuming a reset deadband of 0.7 +/- 0.5 volts. Would it not be reasonable to assume the same accuracy for the reset as for the trip? I should have asked this question earlier but apparently neglected to do so. Your help is greatly appreciated.

> Thanks,

´ ...

> Tim