



NUREG/CR-6997
BNL-NUREG-90315-2009

United States Nuclear Regulatory Commission
Protecting People and the Environment

Modeling a Digital Feedwater Control System Using Traditional Probabilistic Risk Assessment Methods

Final Report

AVAILABILITY OF REFERENCE MATERIALS IN NRC PUBLICATIONS

NRC Reference Material	Non-NRC Reference Material
<p>As of November 1999, you may electronically access NUREG-series publications and other NRC records at NRC's Public Electronic Reading Room at http://www.nrc.gov/reading-rm.html. Publicly released records include, to name a few, NUREG-series publications; <i>Federal Register</i> notices; applicant, licensee, and vendor documents and correspondence; NRC correspondence and internal memoranda; bulletins and information notices; inspection and investigative reports; licensee event reports; and Commission papers and their attachments.</p> <p>NRC publications in the NUREG series, NRC regulations, and <i>Title 10, Energy</i>, in the Code of <i>Federal Regulations</i> may also be purchased from one of these two sources.</p> <ol style="list-style-type: none"> 1. The Superintendent of Documents U.S. Government Printing Office Mail Stop SSOP Washington, DC 20402-0001 Internet: bookstore.gpo.gov Telephone: 202-512-1800 Fax: 202-512-2250 2. The National Technical Information Service Springfield, VA 22161-0002 www.ntis.gov 1-800-553-6847 or, locally, 703-605-6000 <p>A single copy of each NRC draft report for comment is available free, to the extent of supply, upon written request as follows:</p> <p>Address: Office of Administration Reproduction and Mail Services Branch U.S. Nuclear Regulatory Commission Washington, DC 20555-0001</p> <p>E-mail: DISTRIBUTION@nrc.gov Facsimile: 301-415-2289</p> <p>Some publications in the NUREG series that are posted at NRC's Web site address http://www.nrc.gov/reading-rm/doc-collections/nuregs are updated periodically and may differ from the last printed version. Although references to material found on a Web site bear the date the material was accessed, the material available on the date cited may subsequently be removed from the site.</p>	<p>Documents available from public and special technical libraries include all open literature items, such as books, journal articles, and transactions, <i>Federal Register</i> notices, Federal and State legislation, and congressional reports. Such documents as theses, dissertations, foreign reports and translations, and non-NRC conference proceedings may be purchased from their sponsoring organization.</p> <p>Copies of industry codes and standards used in a substantive manner in the NRC regulatory process are maintained at—</p> <p style="margin-left: 40px;">The NRC Technical Library Two White Flint North 11545 Rockville Pike Rockville, MD 20852-2738</p> <p>These standards are available in the library for reference use by the public. Codes and standards are usually copyrighted and may be purchased from the originating organization or, if they are American National Standards, from—</p> <p style="margin-left: 40px;">American National Standards Institute 11 West 42nd Street New York, NY 10036-8002 www.ansi.org 212-642-4900</p> <div style="border: 1px solid black; padding: 5px; margin-top: 10px;"> <p>Legally binding regulatory requirements are stated only in laws; NRC regulations; licenses, including technical specifications; or orders, not in NUREG-series publications. The views expressed in contractor-prepared publications in this series are not necessarily those of the NRC.</p> <p>The NUREG series comprises (1) technical and administrative reports and books prepared by the staff (NUREG-XXXX) or agency contractors (NUREG/CR-XXXX), (2) proceedings of conferences (NUREG/CP-XXXX), (3) reports resulting from international agreements (NUREG/IA-XXXX), (4) brochures (NUREG/BR-XXXX), and (5) compilations of legal decisions and orders of the Commission and Atomic and Safety Licensing Boards and of Directors' decisions under Section 2.206 of NRC's regulations (NUREG-0750).</p> </div>

DISCLAIMER: This report was prepared as an account of work sponsored by an agency of the U.S. Government. Neither the U.S. Government nor any agency thereof, nor any employee, makes any warranty, expressed or implied, or assumes any legal liability or responsibility for any third party's use, or the results of such use, of any information, apparatus, product, or process disclosed in this publication, or represents that its use by such third party would not infringe privately owned rights.



NUREG/CR-6997
BNL-NUREG-90315-2009

Modeling a Digital Feedwater Control System Using Traditional Probabilistic Risk Assessment Methods

Final Report

Manuscript Completed: June 2008
Date Published: September 2009


Prepared by
T.L. Chu, M. Yue, G. Martinez-Guridi,
K. Mernick, and J. Lehner, BNL
A. Kuritzky, NRC

Brookhaven National Laboratory
Upton, NY 11973-5000

A. Kuritzky, NRC Project Manager

NRC Job Code N6413

Office of Nuclear Regulatory Research



ABSTRACT

The United States Nuclear Regulatory Commission (NRC) is currently performing research on the development of probabilistic models for digital instrumentation and control systems for inclusion in nuclear plant probabilistic risk assessments. The desired goal of this research is to develop regulatory guidance for the use of risk information in regulatory decisions for new and operating reactors. This report documents the development of a reliability model of a digital feedwater control system using Markov methods supported by an automated failure modes and effects analysis (FMEA) tool. In general, the approach developed in this study should be applicable to both control and protection systems. Although the objective of the study is only to demonstrate the feasibility of the state of the art of traditional methods and data, the development of the automated FMEA tool can be considered an enhancement to the state of the art. Due to limitations in the scope of the study and the state of the art, the current model is not suitable to support regulatory decision-making. Additional research is needed to further enhance the state of the art, and potential areas of research are documented, for example, modeling of software failures.

FOREWORD

Nuclear power plants have traditionally relied on analog systems for their instrumentation and control (I&C) functions. With a shift in technology to digital systems as the result of analog obsolescence and digital functional advantages, existing plants have begun to replace some current analog I&C systems, while new plant designs fully incorporate digital systems.

The current licensing process for digital systems is based on deterministic criteria. In its 1995 Probabilistic Risk Assessment (PRA) Policy Statement, the United States Nuclear Regulatory Commission (NRC) encouraged the use of PRA technology in all regulatory matters to the extent supported by the state of the art in PRA methods and data. Though many activities are carried out in the life cycle of digital systems to ensure a high-quality product, there are no consensus methods at present for quantifying the reliability of digital systems. This has been an impediment to developing a risk-informed analysis process for digital systems.

To address this limitation, the NRC is currently performing research on the development of probabilistic models for digital I&C systems for inclusion in nuclear plant PRAs. The desired goal of this research is to develop regulatory guidance for the use of risk information in regulatory decisions for new and operating reactors. This research is consistent with the recommendations from the 1997 National Research Council report on digital I&C in nuclear power plants and with the Commission staff requirements memorandum (M061108), dated December 6, 2006, which directs the staff to address deployment of digital systems, including the area of risk-informed digital I&C.

Brookhaven National Laboratory (BNL) is supporting the NRC in this research through a project to determine the existing capabilities and limitations of using traditional (i.e., static) reliability methods to develop and quantify digital system reliability models. A previous report (NUREG/CR-6962, [Chu 2008a]) documents the initial BNL work in this area, including developing desirable characteristics for evaluating reliability models of digital systems and establishing the process for performing the reliability study of a digital feedwater control system (DFWCS) using two traditional reliability modeling methods (i.e., the event tree/fault tree method and the Markov modeling method). The current report documents the application of these methods to the DFWCS. This report also compares the resultant models to the desirable characteristics identified in NUREG/CR-6962 [Chu 2008a] to identify areas where additional research could potentially improve the quality and usefulness of digital system reliability models.



Christiana H. Lui, Director
Division of Risk Analysis
Office of Nuclear Regulatory Research
U.S. Nuclear Regulatory Commission

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
ABSTRACT	iii
FOREWORD	v
LIST OF FIGURES	x
LIST OF TABLES.....	xi
EXECUTIVE SUMMARY	xiii
ACKNOWLEDGEMENTS	xx
ACRONYMS AND ABBREVIATIONS	xxi
1. INTRODUCTION.....	1-1
1.1 Background	1-1
1.2 Objectives and Scope of Benchmark Study.....	1-2
1.3 Overall Approach of Benchmark Study	1-3
2. SYSTEM DESCRIPTION AND THE SCOPE OF MODELING	2-1
2.1 Main and Backup CPUs and Their External Watchdog Timers.....	2-2
2.2 MFV Controller	2-5
2.3 FWP Controller.....	2-6
2.4 BFV Controller.....	2-7
2.5 PDI Controller.....	2-7
2.6 Other Components.....	2-8
3. IDENTIFICATION OF INDIVIDUAL FAILURE MODES AND THEIR EFFECTS FOR THE DFWCS	3-1
3.1 General Issues with Current FMEAs for Digital Systems	3-2
3.2 A Generic Approach to the FMEAs of Digital Systems	3-3
3.3 FMEAs of the DFWCS Using the Generic Approach	3-5
3.3.1 FMEA of the Main CPU Module	3-6
3.3.2 FMEA of the Backup CPU Module	3-9
3.3.3 FMEA of the FWP Controller Module	3-16
3.3.4 FMEA of the MFV Controller Module	3-17
3.3.5 Considerations on the BFV Controller and the PDI Controller in the Reliability Model	3-22
3.3.6 FMEAs of Sensors, DC Power Supplies, and 120v AC Buses	3-23
3.4 Discussion and Limitations of the Generic Approach.....	3-25
4. AN AUTOMATED TOOL OF PERFORMING FMEA OR DIGITAL SYSTEMS	4-1
4.1 The Advantages of Using an Automated Tool for Evaluating Failure Effects.....	4-1
4.2 An Automated Tool for Evaluating Failure Effects	4-2
4.2.1 Scope of the Automated FMEA Tool.....	4-2
4.2.2 Integrating Modules into the Automated FMEA Tool	4-3
4.2.3 Input and Output Signals of the DFWCS Modules.....	4-5
4.2.4 Establishing a Base Case Using Operational Data	4-12

TABLE OF CONTENTS (Continued)

<u>Section</u>	<u>Page</u>
4.2.5 Timing Issues Addressed in the Automated Tool.....	4-13
4.2.6 Criteria for Automatically Determining System Failure.....	4-14
4.2.7 Generation of Failure Sequences	4-15
4.2.8 Validation of the Automated FMEA Tool	4-15
4.2.9 A Summary of the Automated Tool Development and Illustrative FMEA Examples	4-16
4.3 Findings Using the Automated FMEA Tool	4-18
4.4 Discussion and Limitations of the Automated FMEA Tool	4-19
4.5 General Discussion on Developing Automated FMEA Tools for Digital Systems	4-21
 5. MARKOV MODEL OF DIGITAL FEEDWATER CONTROL SYSTEM	5-1
5.1 Development of a Markov Transition Diagram.....	5-2
5.2 Analytical Solution of the Markov Model.....	5-6
5.3 A Simplified Markov Model.....	5-9
5.4 Discussion and Limitations of the Markov Model.....	5-9
 6. ESTIMATION OF FAILURE PARAMETERS	6-1
6.1 Hierarchical Bayesian Analyses of PRISM Data and Failure Rates from Other Sources.....	6-2
6.2 Failure Mode Distributions	6-3
6.3 Common-Cause Failures (CCFs).....	6-13
 7. QUANTIFICATION	7-1
7.1 Quantification of Markov Model.....	7-1
7.2 Approximate Quantification of Markov Model.....	7-4
7.3 Comparison with Operating Experience	7-5
 8. UNCERTAINTY ANALYSIS AND SENSITIVITY CALCULATIONS	8-1
8.1 Parameter Uncertainty	8-2
8.2 Modeling Uncertainty	8-4
8.3 Completeness Uncertainty	8-4
8.4 Sensitivity Calculations	8-6
8.4.1 Benefit of Redundancy in CPU.....	8-7
8.4.2 Effectiveness of Watchdog Timers.....	8-7
8.4.3 Benefit of Main Feedwater Valve (MFV) Demand Feedback Signals	8-8
8.4.4 Benefit of Deviation Logic	8-8
8.4.5 Summary of Sensitivity Analyses	8-9
 9. COMPARISON WITH DESIRABLE CHARACTERISTICS	9-1
9.1 Level of Detail of the Probabilistic Model.....	9-1
9.2 Identification of Failure Modes of the Components of a Digital System	9-2
9.3 Modeling of Software Failures.....	9-3
9.4 Modeling of Dependencies.....	9-4
9.5 Probabilistic Data	9-9

TABLE OF CONTENTS (Continued)

<u>Section</u>		<u>Page</u>
9.6	Uncertainty	9-11
9.7	Integration of the Digital System Model with a PRA Model.....	9-11
9.8	Human Errors.....	9-12
9.9	Documentation and Results	9-12
10.	COMPARISON OF RESULTS WITH THOSE FROM DYNAMIC METHODS	10-1
10.1	Application of Dynamic Methods to the DFWCS	10-1
10.2	Comparison of Scope and Level of Detail	10-2
10.3	Comparison of Results from Traditional and Dynamic Methods	10-3
11.	CONCLUSIONS, INSIGHTS, AND AREAS OF POTENTIAL ADDITIONAL RESEARCH.....	11-1
11.1	Conclusions.....	11-2
11.2	Insights.....	11-3
11.3	Areas of Potential Additional Research.....	11-7
12.	REFERENCES.....	12-1
APPENDIX A FAILURE MODES AND EFFECTS ANALYSIS OF DFWCS		A-1
APPENDIX B NAMING SCHEME AND COMPLETE LIST OF INDIVIDUAL FAILURE MODES		B-1
APPENDIX C QUANTIFICATION OF MARKOV MODEL.....		C-1

LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
2-1	Modules of the DFWCS model.....	2-2
2-2	High-level flow chart of application software of each CPU.....	2-4
2-3	High-level flowchart of MFV controller software.....	2-6
3-1	Steps in the generic FMEA approach applied to the DFWCS.....	3-3
3-2	Major components of the main CPU module	3-6
3-3	Components of the FWP controller module	3-16
4-1	Flowchart of the automated FMEA tool.....	4-4
4-2	A summary of the automated FMEA tool development and implementation	4-17
5-1	Markov models for M independent components	5-3
5-2	Markov model of a system with M components	5-4
5-3	A small portion of the Markov diagram for the DFWCS	5-5
5-4	Markov model of a system with k components and each component has one failure mode	5-9
7-1	Markov diagram for and quantification of individual failure modes.....	7-3
7-2	Markov diagram for and quantification of both individual and double sequences	7-3
7-3	Markov diagram for and quantification of individual, double, and triple sequences	7-4

LIST OF TABLES

<u>Table</u>		<u>Page</u>
3-1	Illustrative examples of performing FMEA at component level of the main CPU module	3-10
3-2	Illustrative examples for performing FMEA at component level of the FWP controller module.....	3-18
4-1	Analog input signals to the main and backup CPUs	4-6
4-2	Digital input signals to the main and backup CPUs	4-7
4-3	Analog input signals to the FWP controller	4-8
4-4	Digital input signals to the FWP controller	4-9
4-5	Analog input signals to the MFV controller.....	4-9
4-6	Digital input signals to the MFV controller.....	4-9
4-7	Analog output signals of the main and backup CPUs	4-10
4-8	Digital output signals of the main and backup CPUs	4-10
4-9	Analog output signals of the FWP controller	4-11
4-10	Digital output signals of the FWP controller	4-11
4-11	Analog output signals of the MFV controller	4-12
4-12	Digital output signals of the MFV controller.....	4-12
6-1	Failure data used in quantifying the DFWCS reliability model	6-5
7-1	Quantification of system failure probability and frequency.....	7-2
7-2	Frequency of loss of automatic control	7-4
8-1	Results of uncertainty analysis for frequency of loss of automatic feedwater control (per year).....	8-3
8-2	A summary of sensitivity analyses	8-10

EXECUTIVE SUMMARY

Background

Nuclear power plants (NPPs) traditionally have relied upon analog systems for monitoring, control, and protection functions. With a shift in technology from analog systems to digital systems with their functional advantages, existing plants have begun to replace current analog systems, while new plant designs fully incorporate digital systems. Since digital instrumentation and control (I&C) systems are expected to play an increasingly important role in NPP safety, the United States (US) Nuclear Regulatory Commission (NRC) established a digital system research plan that defines a coherent set of research programs to support its regulatory needs.

Deterministic criteria underlie the current licensing basis for digital systems. In its 1995 Probabilistic Risk Assessment (PRA) policy statement, the Commission encouraged using PRA technology in all regulatory matters to the extent supported by the state of the art in PRA methods and data. At present, no methods for quantifying the reliability of digital systems are sufficiently mature to be acceptable to the NRC. Although many activities have been completed in the area of risk-informed regulation, the risk-informed analysis process for digital systems has not yet been satisfactorily developed. Therefore, one of the research programs included in the NRC's digital system research plan addresses risk assessment methods and data for digital systems.

The objective of the NRC program on risk assessment methods and data for digital systems is to identify and develop methods, analytical tools, and regulatory guidance to support: (1) using information on the risks of digital systems in NPP licensing decisions and (2) including models of digital systems into NPP PRAs. Specifically, the NRC currently is assessing the reliability of digital I&C systems, using traditional and non-traditional (dynamic) methods in parallel. For the purposes of this research, dynamic methods are defined as those explicitly attempting to model: (1) the interactions between an NPP digital I&C system and the NPP physical processes, i.e. the values of process variables and (2) the timing of these interactions, i.e., the timing of the progress of accident sequences. Traditional methods are defined here as those that are well-established but do not explicitly model either of these two aspects. An example of this type of traditional method is the Event Tree/Fault Tree (ET/FT) approach.

In the past few years, Brookhaven National Laboratory (BNL) has been working on NRC projects to investigate methods and tools for probabilistic modeling of digital systems. The work included reviewing literature on digital system modeling, reviewing and analyzing operating experience of digital systems, developing estimates of failure rates using a Hierarchical Bayesian Method (HBM) analysis, and undertaking Failure Modes and Effects Analyses (FMEAs) of digital systems. These reviews reveal that failures of digital systems have caused several events that resulted in either a reactor trip or equipment unavailability at US NPPs, at least one event at a foreign NPP that resulted in a small loss of coolant accident during refueling, and numerous significant events in other industries. Based on this experience, the potential for digital systems failures to be contributors to plant risk cannot be ruled out. The NRC tasked BNL to conduct research on using traditional reliability modeling methods for digital I&C systems, which is the subject of this report. Information on the NRC research on the use of dynamic reliability modeling methods for digital I&C systems can be found in NUREG/CR-6901 [Aldemir 2009], NUREG/CR-6942 [Aldemir 2009], and NUREG/CR-6985 [Aldemir 2009].

The principal objective of BNL's project is to determine the existing capabilities and limitations of using traditional reliability modeling methods to develop and quantify digital system reliability models. The desired goal is supporting the development of regulatory guidance for assessing risk evaluations involving digital systems. To accomplish this objective, the following tasks were performed:

1. Develop desirable characteristics for reliability models of digital systems that could provide input to the technical basis for risk evaluations for current and new reactors.
2. Select two traditional reliability methods and attempt to apply them to an example digital system to determine the capabilities and limitations of these methods.
3. Compare the resulting digital system reliability models to the desirable characteristics to identify areas where additional research could potentially improve the quality and usefulness of digital system reliability models.

In keeping with the principal objective stated above, this project generally did not involve advancements in the state of the art, such as detailed analysis and quantification of software reliability.

NUREG/CR-6962 [Chu 2008a] documents the development of the desirable characteristics for reliability models of digital systems, selection of the traditional reliability methods to be applied, and establishment of the process for performing the reliability study of a digital feedwater control system (DFWCS). As stated in NUREG/CR-6962 [Chu 2008a], the DFWCS was used since, during that phase of the project, detailed information was only available for that system. The two traditional reliability modeling methods chosen for trial application are the traditional ET/FT method and the Markov method. The former is commonly used by the US nuclear power industry and in other countries and industries. The Markov method can be a powerful tool for analyzing digital systems because it can explicitly model system configurations arising from the ability of some digital systems to detect failures and change their configuration during operation. The Markov method also explicitly treats failure and repair times. Further, the Markov method was used previously to model NPP systems and digital systems. NUREG/CR-6962 [Chu 2008a] also covers preliminary work on developing reliability models of the DFWCS, such as performing an FMEA of the system, analyzing data to estimate the failure parameters needed, and developing approaches for building Markov and ET/FT models of the system.

The current report documents the application of the selected traditional reliability methods to the DFWCS (often referred to as the benchmark study) and a comparison of the models with the desirable characteristics of NUREG/CR-6962 [Chu 2008a]. As stated above, since this project was not intended to advance the state of the art in modeling digital systems using traditional reliability modeling methods, the outcome of this project does not include identification or development of a method and supporting engineering analyses that are capable of being used for regulatory applications at the present. Rather the report identifies additional areas of research that need to be pursued in order to attain the ultimate objective of this research program. Due to these modeling limitations, as well as the weakness of publicly available digital component failure data, the current model and results cannot be used to support decision-making.

Summary of Approach

This study develops an approach for modeling digital systems and applies it to a DFWCS to demonstrate the underlying concepts of the approach. The top event selected for this proof-of-concept study is the loss of automatic feedwater control. A FMEA was performed at a relatively fine level of detail, e.g., at the level of multiplexers (MUXs) and analog/digital (A/D) converters. This level of detail is considered appropriate for supporting the proof-of-concept reliability analysis of the DFWCS. A simulation tool was developed that reflects the execution of the DFWCS software. The simulation tool is used to determine the system response to postulated hardware failure modes and combinations thereof. The important role of the simulation tool in determining system success or failure reduces the ET/FT and Markov models solely to means for quantifying system reliability (i.e., the ET/FT and Markov models are not used to identify the system failure paths, they are only used to quantify them). Since it was determined during the study that the order of component failures is important, ultimately only the Markov method was used for quantification. The sequences of component failure modes that lead to a system failure, as determined by the simulation tool, were used in defining the sequences of transitions in a Markov model. The Markov model was quantified to estimate the annual frequency with which a loss of automatic control of feedwater takes place, and to support sensitivity calculations that evaluate the benefits and importance of some of the features of the digital design. The quantification of the system model makes use of publicly available component failure parameters and the results of a HBM analysis of the raw data in the Reliability Analysis Center PRISM database that accounts for the uncertainty associated with different data sources.

The approach developed in this study, including the FMEA, simulation tool, and Markov model, should be generically applicable to digital systems. Also, while it is recognized that non-safety-related control systems and safety-related protection systems, such as a reactor protection system (RPS), have several significant design differences, it is believed that the insights and conclusions derived from this proof-of-concept study, which are mostly related to modeling methods, generally apply to both types of systems, unless otherwise noted.

Conclusions

The following conclusions were derived from performance of this study.

1. *The traditional method used in the study, i.e., Markov method, must be supported by strong engineering knowledge and supporting analyses of the systems being studied. A simulation model of the system is a critical tool in facilitating reliability model development.*

At the level of detail considered, the study requires a deterministic model that simulates the execution of the system software to capture the system design features, particularly those of the software, and to determine which sequences of postulated component failure modes would cause the system to fail. The simulation model is an enhancement to the state of the art⁽¹⁾ that allows the system behavior under failure conditions to be approximately accounted for in the reliability model, including not only the system control algorithms, but also the complex control logic based on the status of various signals of the controlled processes and that of the components of the system. Without the simulation tool, it would be very difficult, or even impossible, to directly develop a Markov or fault tree model that captures all of the details of the system design.

2. *The level of detail of the DFWCS model is adequate for capturing many of the system design features, while not being too complicated to be developed and solved.*

The Markov model of the DFWCS demonstrated the feasibility of the proposed approach. The level of detail of the model is consistent with that at which failure parameters are available (although the data has weaknesses, as discussed next). Even though the simulation tool does not encompass a thermal-hydraulic model of the plant, the system failure modes and sequences can be identified from information on its design. The state explosion problem of a detailed Markov model is resolved by truncating the higher order failure sequences when convergence is achieved. The usefulness of such a model is demonstrated further by performing a few sensitivity calculations that evaluate the importance of some of the digital design features, such as watchdog timers (WDTs), feedback of demand signals, and deviation logic.

3. *Failure parameters of digital components are scarce, and additional data are needed.*

The PRISM database is one of the few publicly available sources of digital component failure parameters. NUREG/CR-6962 [Chu 2008a] performed a HBM analysis of raw data extracted from the PRISM database to account for the variability in the sources of the data. The Bayesian analysis resulted in some failure parameters with very large error factors, demonstrating large variability in the data. It may be challenging to calculate meaningful failure rates for hardware components because of this large variability. The failure parameters used in this study are only to demonstrate the reliability method and exercise the reliability model. These data are not appropriate for quantifying models intended for use in supporting decision-making (e.g., regulatory decisions or design changes).

⁽¹⁾ While this project does not generally involve advancement in the state of the art, the development of a simulation model was deemed necessary to determine the feasibility of modeling digital I&C systems using traditional (non-dynamic) reliability methods.

Insights

A number of insights were obtained through performance of the DFWCS benchmark study. The key insights are summarized below.

- This study found that, for the DFWCS, the order in which component failure modes occur can affect the impact the failures have on the system. This is believed to be a generic feature of digital systems and should be captured in reliability models. The Markov method can easily account for the order in which component failure modes occur by considering different orders in different sequences. However, use of Markov quantification methods raises some issues, e.g., treatment of “non-minimal” sequences, with regard to integration with a PRA that is based on the ET/FT method.
- The model developed for the DFWCS is significantly more detailed than that of many other studies of digital systems. The experience of this study shows that it is difficult to capture the detailed interactions among the components and combinations of failures of the components using higher level modeling. It may be possible to use the detailed model of this study to develop an equivalent or approximate module level model by grouping the component failure modes of a module based on their impacts, e.g., on the input and output signals of the modules.
- Online repair is not considered to be possible for the DFWCS but may be possible for other digital systems, such as an RPS. If components can be repaired, the Markov model would have to be modified by adding transitions that represent repairs, making it much more difficult to solve. Using the simplified Markov method derived in this study, the governing equations with repair in the Laplace-transformed space can be solved analytically, and the inverse Laplace transform can be solved in the same way of solving the sequences without repair. Alternatively, it may be possible to develop a higher level model based on the detailed model and numerically solve the higher level model even if it includes repair.
- Performing the FMEA and running the simulation tool revealed two kinds of scenarios (one involving differences in signal delay times; and the other involving both central processing units [CPUs] operating in tracking mode) that represent potential weaknesses of the system design. The discovery of these scenarios, which were not identified in the plant’s hazards analysis, suggests that the simulation tool potentially could serve to verify and validate the system software. Development of the simulation tool offers a capability to undertake test runs of the software and support deterministic evaluations of digital systems.
- This study did not specifically address Type I interactions (interactions with controlled processes external to the digital system), but considered Type II interactions (interactions among the components of the digital system) by studying the failure modes related to some events, such as communication between different components and multiplexing. Including plant dynamics could help capture subtle timing aspects of the performance of the DFWCS, e.g., issues associated with timing of failure sequences and the impacts of a within-the-range drifting signal. However, these issues are likely to be difficult to address even with a model of the plant included in the automated tool. In

addition, it is not clear, at present, whether the increased accuracy of modeling obtained through incorporation of a plant dynamics model would justify the increased complexity.

- The proposed approach of this study may also be capable of modeling safety related protection systems. For protection systems, it is believed that the use of dynamic methods may not offer any considerable improvements, because once a protection system is actuated, the feedback from the plant has no effect on the actuation.
- It is important that a reliability model realistically captures the fault-tolerance features of a digital system. In this study, the major fault-tolerance features include deviation logic in the application software, redundant CPUs, and independent WDTs of the CPUs. The first two features are well captured using the simulation tool. In the case of the WDTs, for each failure mode associated with a CPU module, plant information and an understanding about how the system works were used to determine if the effect of each failure mode on the module can be detected by its WDT and/or the application software. Fault-tolerant features may also be characterized in terms of "coverages" that typically represent the fraction of failures that can be detected. If fault coverage is accounted for in the failure data, then detailed models of the features do not have to be explicitly included in the reliability models.

Areas of Potential Additional Research

The experience of developing the probabilistic model of the DFWCS identified many areas of research to enhance the state of the art in modeling digital systems. They are summarized below.

- Improved approaches for defining and identifying failure modes of digital systems should be developed. Both software and hardware failure modes need to be considered. In this study, the hardware component failure modes may not be complete and placeholders were used for software failures. Research on software failure modes that can be incorporated in reliability models of digital systems is needed. A review of software failure experience in different industries would be beneficial.
- Software reliability methods for quantifying the likelihood of failures of both application and support software need to be developed, as well as methods for modeling software CCFs across system boundaries.
- Methods and parameter data for modeling self-diagnostics, reconfiguration, and surveillance, including using other components to detect failures, are needed. Fault-tolerance features are not limited to those modeled in this study. Different hardware redundancy techniques and software fault-tolerance designs can be applied to digital system designs. Incorporation of these different designs needs to be further pursued.
- Better data for hardware failures (both independent and common cause) and a break down of the failure rates by failure modes of digital components need to be collected. The research should include collection and analysis of generic manufacturer data and specific operating data.

- Use of Markov quantification methods raises some issues with regard to integration with a PRA that is based on the ET/FT method. Integration of Markov models, such as the one developed in this study, with an ET/FT PRA should be demonstrated.
- Methods for human reliability analysis (HRA) associated with digital systems need to be investigated. In general, digital upgrades at current NPPs and the designs of new reactors introduce new human system interfaces that are significantly different from those of existing plants. HRA research is needed to address these new interfaces in support of PRAs for both existing plants and new reactors.
- This study identified that it may be beneficial to include controlled processes in modeling drifting signals of a control system, but not necessarily for a protection system. It is also not clear whether the increased accuracy of modeling obtained through incorporation of a plant dynamics model would justify the increased complexity and effort required for intensive simulation. Determining if and when a model of controlled processes is necessary in developing a reliability model of a digital system should be further researched.

ACKNOWLEDGEMENTS

The authors are grateful to the United States Nuclear Regulatory Commission and external peer reviewers who commented on our draft report. We also express our appreciation to Avril Woodhead for her editorial review of the report, and to Jean Frejka and Nicole Kelly who put several versions of the report together and helped with the logistics of the project.

ACRONYMS AND ABBREVIATIONS

AC	Alternating Current
A/D	Analog/Digital
A/M	Automatic/Manual
ALWR	Advanced Light Water Reactor
ASIC	Application Specific Integrated Circuit
BFRV	Bypass Feedwater Regulating Valve
BFV	Bypass Feedwater Valve
BIOS	Basic Input/Output System
BNL	Brookhaven National Laboratory
CCF	Common-Cause Failure
CCMT	Cell-to-Cell Mapping Technique
CPU	Central Processing Unit
D/A	Digital/Analog
DC	Direct Current
DEMUX	Demultiplexer
DFM	Dynamic Flowgraph Methodology
DFWCS	Digital Feedwater Control System
EMI	Electromagnetic Interference
EPRI	Electric Power Research Institute
ET	Event Tree
FMEA	Failure Modes and Effects Analysis
FT	Fault Tree
FWP	Feedwater Pump
HBM	Hierarchical Bayesian Method
HRA	Human Reliability Analysis
HVAC	Heating, Venting, and Air Conditioning
IC	Integrated Circuit
I&C	Instrumentation and Control
IE	Initiating Event
I/O	Input and Output
I/P	Current-to-Pneumatic
ISA	Industry Standard Architecture

ACRONYMS AND ABBREVIATIONS (Cont'd)

mA	Milliamperes
ms	Milliseconds
MFP	Main Feedwater Pump
MFRV	Main Feedwater Regulating Valve
MFV	Main Feedwater Valve
MFW	Main Feedwater System
MUX	Multiplexer
NCFC	Normally Closed, Fails Closed
NCFO	Normally Closed, Fails Open
NOFC	Normally Open, Fails Closed
NOFO	Normally Open, Fails Closed
NPP	Nuclear Power Plant
NRC	Nuclear Regulatory Commission
OOR	Out-of-Range
OORH	Out-of-Range High
OORL	Out-of-Range Low
PAL	Programmable Array Logic
PDI	Pressure Differential Indicating
PRA	Probabilistic Risk Assessment
PWR	Pressurized Water Reactor
PWR_ON	Power on
RAC	Reliability Analysis Center
RAM	Random Access Memory
ROM	Read-Only Memory
RPM	Reliability Prediction Method
RPS	Reactor Protection System
S/G	Steam Generator
SOKC	State-of-Knowledge-Correlation
SRS	Savannah River Site
URD	Utility Requirements Document
US	United States
WDT	Watchdog Timer

1. INTRODUCTION

1.1 Background

Nuclear power plants (NPPs) traditionally have relied upon analog systems for monitoring, control, and protection functions. With a shift in technology from analog systems to digital systems with their functional advantages, plants have begun such replacement, while new plant designs fully incorporate digital systems. Since digital instrumentation and control (I&C) systems are expected to play an increasingly important role in nuclear power plant safety, the United States (US) Nuclear Regulatory Commission (NRC) established a digital system research plan [NRC 2006] that defines a coherent set of research programs to support its regulatory needs.

Deterministic criteria underlie the current licensing basis for digital systems. In its 1995 Probabilistic Risk Assessment (PRA) policy statement [NRC 1995], the Commission encouraged using PRA technology in all regulatory matters to the extent supported by the state of the art in PRA methods and data. At present, no methods for quantifying the reliability of digital systems are sufficiently mature to be acceptable to the NRC. Although many activities have been completed in the area of risk-informed regulation, the risk-informed analysis process for digital systems has not yet been satisfactorily developed. Therefore, one of the research programs included in the NRC's digital system research plan addresses risk assessment methods and data for digital systems.

The objective of the NRC program on risk assessment methods and data for digital systems is to identify and develop methods, analytical tools, and regulatory guidance to support: (1) using information on the risks of digital systems in NPP licensing decisions and (2) including models of digital systems into NPP PRAs. Specifically, the NRC currently is assessing the reliability of digital I&C systems, using traditional and non-traditional (dynamic) methods in parallel. For the purposes of this research, dynamic methods are defined as those explicitly attempting to model: (1) the interactions between an NPP digital I&C system and the NPP physical processes, i.e., the values of process variables and (2) the timing of these interactions, i.e., the timing of the progress of accident sequences. Traditional methods are defined here as those that are well-established but do not explicitly model either of these two aspects. An example of this type of traditional method is the Event Tree/Fault Tree (ET/FT) approach.

In the past few years, Brookhaven National Laboratory (BNL) has been working on NRC projects to investigate methods and tools for probabilistic modeling of digital systems. The work included reviewing literature on digital system modeling [Chu 2004, Chu 2007, Chu 2008a], reviewing and analyzing operating experience of digital systems [Chu 2006], developing estimates of failure rates using a Hierarchical Bayesian Method (HBM) [Yue 2006], and undertaking Failure Modes and Effects Analyses (FMEAs) of digital systems. These reviews reveal that failures of digital systems have caused several events that resulted in either a reactor trip or equipment unavailability at US NPPs, at least one event at a foreign NPP that resulted in a small loss of coolant accident during refueling [Nuclear Energy Agency 1998], and numerous significant events in other industries. Based on this experience, the potential for digital systems failures to be contributors to plant risk cannot be ruled out. The NRC tasked BNL to conduct research on using traditional reliability modeling methods for digital I&C systems, which is the subject of this report. Information on the NRC research on the use of dynamic reliability modeling methods for digital I&C systems can be found in NUREG/CR-6901 [Aldemir 2006], NUREG/CR-6942 [Aldemir 2007], and NUREG/CR-6985 [Aldemir 2009].

The principal objective of BNL's project is to determine the existing capabilities and limitations of using traditional reliability-modeling methods to develop and quantify digital system reliability models. The desired goal is supporting the development of regulatory guidance for assessing risk evaluations involving digital systems. To accomplish this objective, the following tasks were performed:

1. Develop desirable characteristics for evaluating reliability models of digital systems that could provide input to the technical basis for risk evaluations for current and new reactors.
2. Select two traditional reliability methods and attempt to apply them to an example digital system to determine the capabilities and limitations of these methods.
3. Compare the resulting digital system reliability models to the desirable characteristics to identify areas where additional research could potentially improve the quality and usefulness of digital system reliability models.

In keeping with the principal objective stated above, this project generally did not involve advancements in the state of the art, such as detailed analysis and quantification of software reliability. Earlier BNL work on software reliability is summarized in [Chu 2007].

NUREG/CR-6962 [Chu 2008a] documents the development of the desirable characteristics for evaluating reliability models of digital systems, selection of the traditional reliability methods to be applied, and establishment of the process for performing the reliability study of a digital feedwater control system (DFWCS). As stated in NUREG/CR-6962 [Chu 2008a], the DFWCS was used since, during that phase of the project, detailed information was only available for that system. The two traditional reliability-modeling methods chosen for trial application are the traditional ET/FT method and the Markov method. The former is commonly used by the US nuclear power industry and in other countries and industries. The Markov method can be a powerful tool for analyzing digital systems because it can explicitly model system configurations arising from the ability of some digital systems to detect failures and change their configuration during operation. The Markov method also explicitly treats failure and repair times. Further, the Markov method was used previously to model NPP systems and digital systems. NUREG/CR-6962 [Chu 2008a] also covers preliminary work on developing reliability models of the DFWCS, such as performing an FMEA of the system, analyzing data to estimate the failure parameters needed, and developing approaches for building Markov and ET/FT models of the system.

The current report documents the application of the selected traditional reliability methods to the DFWCS (often referred to as the benchmark study). This report also includes a comparison of the models with the desirable characteristics of NUREG/CR-6962 [Chu 2008a].

1.2 Objectives and Scope of Benchmark Study

The objectives of the benchmark study documented in this report are twofold: (1) to apply two traditional methods, i.e., Markov and ET/FT methods, to a DFWCS, building on the work done in NUREG/CR-6962 [Chu 2008a] and (2) to compare the models against the NUREG/CR-6962 [Chu 2008a] desirable characteristics to evaluate the state of the art and identify areas where additional research would enhance this knowledge. As stated above, the DFWCS was selected as the initial benchmark system for the proof-of-concept study due to the availability of the necessary detailed system information. While it is recognized that non-safety-related control systems and safety-related protection systems have several significant design differences, it is believed that the

insights and conclusions derived from this proof-of-concept study, which are mostly related to modeling methods, generally apply to both types of systems, unless otherwise noted.

This proof-of-concept study models the DFWCS while the plant is operating at full power, and estimates the frequency that a loss of automatic control of the system takes place, including switchover to manual control and incorrect control output signals, caused by hardware failures of its components and support systems. Modeling manual control is beyond the scope of the study. In general, other top events associated with the DFWCS can be defined, and models of those top events can be developed accordingly. External causes of failure, such as fires and seismic events, and other modes of system operation are beyond the scope of this study. Due to the lack of consensus on software reliability methods, modeling software failures also is beyond the scope of this project, though placeholders for software failure rates are identified in the models. An arbitrarily selected small failure rate is used in the model quantification, such that the contribution of software failure does not mask the contribution from other modeled failures. The inclusion of placeholders for software failures is not intended to imply that it is appropriate to model hardware and software failures as separate entities, nor that software failures can be addressed probabilistically. These placeholders merely serve to indicate that ultimately software reliability should be addressed in some manner, even though it is out of the scope of the current study. Integration of the reliability model developed in this study with a nuclear plant PRA is also beyond the scope of this study.

As stated previously, the objective of the NRC program on risk assessment methods and data for digital systems is to identify and develop methods, analytical tools, and regulatory guidance to support: (1) using information on the risks of digital systems in NPP licensing decisions and (2) including models of digital systems into NPP PRAs. Since the principal objective of the current project was only to evaluate the existing state of the art in modeling digital systems using traditional reliability modeling methods, and not to advance the state of the art, the outcome of this project does not include identification or development of a method and supporting engineering analyses that are capable of being used for regulatory applications at the present. Rather the report identifies (in Section 11.3) additional areas of research that need to be pursued in order to attain the ultimate objective of this research program. Due to these modeling limitations, as well as the weakness of publicly available digital component failure data, the current model and results cannot be used to support decision-making.

1.3 Overall Approach of Benchmark Study

This study found that at the level of detail that is modeled, it is not possible to deductively develop ET/FT logic or identify the Markov states that represent system failure, as is usually done in traditional ET/FT and Markov analyses. Instead, an automated FMEA tool was developed to identify the sequences of failures that lead to a system failure, and Markov and fault tree methods are only considered as a means to quantify the sequences. Although an automated tool was used, the methods applied are still referred to as "traditional," since they do not attempt to explicitly model the interactions between the DFWCS and the plant physical processes.

In this study, the approaches described in NUREG/CR-6962 [Chu 2008a] for developing ET/FT and Markov models of the DFWCS were attempted and modified, as necessary, to develop reliability models of the system. The modifications included the following:

1. The FMEA approach of the main central processing unit (CPU) module⁽¹⁾ developed in NUREG/CR-6962 [Chu 2008a] was applied to other modules in the system. To correctly determine the effects of the postulated failure modes, following the suggestion of NUREG/CR-6962 [Chu 2008a], a simulation model of the system was developed that includes the actual software of the modules and needed interfaces to automate the process of determining the system's responses. The simulation tool also was used to assess the system's response to combinations of failures.
2. Because the simulation tool can handle combinations of failure modes as well as individual ones, there was no need to group these modes as proposed in NUREG/CR-6962 [Chu 2008a]. This change is expected to enhance the model's accuracy.
3. Since the simulation tool generates combinations of failures that lead to system failure, the fault tree and Markov model approaches proposed in NUREG/CR-6962 [Chu 2008a] were not needed to identify combinations of failures. The generated failure combinations were used directly in quantification. In fact, at the level of detail considered in this study, it is not feasible to deductively develop a fault tree or Markov transition state model for the DFWCS.
4. The simulation tool was used to investigate the effects of the order in which failure modes occur. This investigation revealed that, in some cases, the order of failure does make a difference. Therefore, it is necessary to explicitly account for the order in which failures occur, and more appropriate to refer to the combinations of failure modes as failure (or failure mode) sequences. Since the order of the failures was found to be important, the failure sequences were quantified using a Markov model. Both an exact solution and an approximate solution to the Markov model were derived and used in quantifying the top event.
5. The sequences of the Markov model are similar to cutsets typically considered in a PRA, except for the way in which the sequences are quantified. Use of the Markov quantification method makes it more difficult to integrate the model with a PRA that is based on the ET/FT method. The integration is beyond the scope of this study. It can likely be done by converting the sequences into equivalent cutsets and using approximate methods of quantification.

The approach demonstrated in this proof-of-concept study should be applicable to any digital system. It is based on the use of failure modes of generic components of digital systems and publicly available component failure data. The level of detail of the model allows important digital design features to be captured. In particular, the use of an automated tool developed using the actual system software allows the software to be more realistically accounted for in the modeling. The use of a Markov model for quantifying the system-failure sequences takes into consideration the order in which failures occur in the sequences and the competition among failure modes of components. However, due to limitations in the state of the art for modeling digital systems, several significant issues remain to be resolved, as identified in this report.

⁽¹⁾ In general, CPU represents a central processing unit, which is a generic component of digital systems. Here, a CPU module includes a CPU and its associated components such as a multiplexer, analog/digital converter, etc. In this study, a CPU of a CPU module is denoted as a microprocessor in order to avoid confusion with a CPU module, and CPU and CPU module are used interchangeably to represent a CPU module.

The following summarizes the approach used in this study with references to the chapters that provide more detailed documentation.

Definition of Top Event

This study is based on a DFWCS of a two-loop pressurized water reactor (PWR). Each of the two reactor-coolant loops has a DFWCS. The top event selected for the proof-of-concept study is failure of a DFWCS to automatically control feedwater to its associated steam generator while the plant is operating at full power during one year. This can be considered a contributor to the loss of main feedwater initiating event for the PRA of the plant. The defined top event does not take into consideration the possibility of manually controlling the system. For some system failure modes, manual control is still possible using the DFWCS. However, modeling manual control is beyond the scope of the study.

The system also performs its functions during low-power mode and after a reactor trip; these functions are beyond the scope of the study. Chapter 2 gives a summary description of the system and defines the system boundary of the modeling performed in this study; a more detailed description is provided in NUREG/CR-6962 [Chu 2008a].

Quantification of the Frequency of an Initiating Event

It is a commonly accepted PRA practice to estimate initiating event frequencies using operating experience. In case of loss of feedwater transients, a two-stage Bayesian analysis can be used. However, in order to perform such an analysis to consider the contribution of the DFWCS, it is required that the data across multiple plant and vendor designs with varying configurations be collected. Such information is not available in the public domain. As an alternative, in this study, an approach that models a digital system at the level of detail where generic component failure modes and failure data are available was developed. This approach should be applicable to modeling both digital control and protection systems.

An initiating event frequency, f , is the expected number of system failures per unit time. It is related to the reliability of the system $R(T)$, i.e., the probability that the system is operating successfully in time period $(0, T)$, by

$$f = -\frac{\ln[R(T)]}{T} \quad (1-1)$$

Equation (1-1) was derived in NUREG/CR-6962 [Chu 2008a] assuming the initiating event follows a Poisson process with a constant rate, and can be used to evaluate the initiating event frequency, using the $R(T)$ assessed over a time period T , employing a Markov model of the DFWCS. The frequency f is, therefore, the average frequency over the time period T . Note that the actual failure rate of the Markov model changes with time and the use of the average frequency is an approximation. The equation is applicable to any reliability model that calculates a system reliability, including those models that allow component level repair and replacement.

FMEA and Simulation Model

A team of analysts manually undertook the FMEA documented in NUREG/CR-6962 [Chu 2008a]. In many situations, the response of the system to specific individual failures was difficult to

determine, mainly due to lack of documentation and the complex logic modeled in the software. However, even with more complete documentation, it is not feasible to manually determine the system response to multiple failures. Hence, in this study, a simulation tool was developed to facilitate determining the effects of postulated failures. The simulation tool incorporates the software of the CPUs and controllers, and implements rules for assessing whether a loss of automatic control occurs. The tool allows the failures and failure combinations of the components to be postulated, and then represented in terms of their impact on the input and output signals of the CPUs and controllers and associated internal variables of the software. The tool also determines whether a system failure takes place based on the internal states of the system. For example, a detected loss of a steam-generator-level sensor causing a failover, followed by a spurious signal of the watchdog timer associated with the backup CPU, will cause the main feedwater valve (MFV) and feedwater pump (FWP) controllers to switch to the manual mode, which constitutes a system failure. The simulation tool was used to systematically perform the FMEA of all modules of the DFWCS, using the approach described in NUREG/CR-6962 [Chu 2008a] for the main CPU module. It first was employed in identifying those individual failures that directly lead to a system failure, e.g., a failure of the microprocessor of the MFV controller. Such failures are single failures of the system. For those individual failures that do not fail the system, i.e., latent failures, combinations of two failures were considered to identify those sequences of double failures that lead to a system failure. Continuing this process generates higher and higher order sequences. Chapters 3 and 4 discuss the details of the FMEA and simulation tool.

The use of a simulation tool in performing the FMEA can be considered a supporting analysis which plays an important role in developing the reliability model of the DFWCS, just like thermal-hydraulic analyses are used to determine the success criteria and accident timing used in developing accident sequences of a PRA. It is especially important to digital systems due to the complexity of these systems and their use of software. The important role of the simulation tool in determining system success or failure reduces the Markov and ET/FT methods to potential methods solely for quantifying system reliability (i.e., the Markov and ET/FT methods are not used to identify the system failure paths, they are only used to quantify them). Because use of the simulation tool revealed that the order of component failures can be important, the Markov method was selected for quantifying the system failure paths, since it can explicitly account for the order of the failures by defining different sequences of transitions/failures leading to different system states.

Development and Quantification of a Markov Model of DFWCS

A Markov model of a system typically can be represented in terms of a transition diagram showing all the system states and possible transitions among them. It can also be expressed in terms of a set of linear differential equations modeling the transitions among system states, i.e.,

$$\frac{d\underline{P}}{dt} = \underline{M}\underline{P}, \quad (1-2)$$

where \underline{P} represents the probabilities of the system states, and \underline{M} is the transition matrix containing the constant transition rates among the system states. The solution of Equation (1-2) gives probabilistic information about the system. For example, the sum of the probabilities of success states is the reliability, from which the frequency of the initiating event can be calculated using Equation (1-1).

As often is the case for a Markov model, the DFWCS is assumed to initially be in an operable state (i.e., at time = 0). Every time a component of the DFWCS fails, the system transits into another state. An important feature of the Markov model of the system is that components can have different failure modes that entail different impacts on the system. In formulating the DFWCS's transition diagram, all possible transitions in any possible order should be considered. State explosion, i.e., a very large number of possible system states that makes the model too complicated to develop and solve, is a common issue with detailed Markov models. It is addressed in this study by truncating system failure sequences based on their order (i.e., the number of failures in the sequence) and demonstrating that convergence of system failure probability is achieved. This is similar to the concept of cutset truncation (on order) typically done in ET/FT analyses.

The results of the FMEA of the system specify if a system state is a failed state, in which case no additional transitions out of it need to be considered, since the system is already failed. Such a state is called an absorbing state.

For the DFWCS being modeled in this study, a failed component cannot be repaired while the system is operating; therefore, repair does not need to be included in the model. This allows the exact solution of the Markov model to be derived analytically. A simplified solution was developed to compare with the exact solution. Chapter 5 describes the Markov model, and Appendix C contains the detailed derivation of the solution of the model, along with introductory material about Markov modeling solutions. Chapter 7 provides the results of the quantification of the Markov model for the DFWCS.

Data Analysis

NUREG/CR-6962 [Chu 2008a] reviewed publicly available databases for digital system components and performed a Bayesian analysis that attempted to account for the variability of different raw data sources. In the review, potential weaknesses and limitations of the available databases were identified and discussed, and no attempt was made to validate or invalidate the available databases. The limitations in the publicly available failure parameters of digital components identified in NUREG/CR-6962 [Chu 2008a] indicate that additional research and development is needed in this area. This study makes use of the data of NUREG/CR-6962 [Chu 2008a] in developing and quantifying a model of the DFWCS. The data are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes). They are only used in this project to demonstrate the reliability methods and exercise the reliability models.

The data for the quantification were derived from different sources. One important source was the raw data of the PRISM reliability prediction method [RAC PRISM]. The failure rates of many component failure modes were estimated by the HBM [Yue 2006]. For those components whose failure rates were not analyzed in this way, the PRISM RACRate model was used to estimate them [RAC PRISM]. In some cases, the failure rates were taken from other sources, such as NRC-sponsored studies, e.g., NUREG/CR-5500, Volume 10 [Wierman 2002].

In this study, different failure modes for a given component were considered. The failure rates of the different component failure modes were estimated using the failure mode distributions given by Meeldijk [1996] and Aeroflex [2005]. These sources break down the failure rate of a component into its different failure modes.

The failure parameters used in this study have very large uncertainties, and the failure mode distributions are incomplete. Chapter 6 discusses the data analysis and its weaknesses in more detail.

Uncertainty Analysis and Sensitivity Calculations

Parameter uncertainties were propagated in an uncertainty analysis of the top event, with treatment of state-of-knowledge-correlation [Apostolakis 1981]. Also, the effectiveness of several digital-design features, i.e., the redundancy in CPU, use of watchdog timer, and use of demand signal feedback to check for deviations, was explored via sensitivity calculations. Chapter 8 documents these uncertainty and sensitivity analyses. It also discusses modeling assumptions and limitations.

Results and Conclusions

Chapter 9 is an evaluation of the model of the DFWCS against the desirable characteristics of a probabilistic model of a digital system proposed by NUREG/CR-6962 [Chu 2008a]. Chapter 10 provides a high-level, qualitative comparison of the results of this study with those from the studies using dynamic methods [Aldemir 2009]. Chapter 11 discusses the conclusions and insights of the study and summarizes areas where additional research could potentially improve the quality and usefulness of digital system reliability models. It should be pointed out that even though this study models a control system, the approach of this study may also be applicable to protection systems such as a reactor protection system. The conclusions and insights of Chapter 11 are mostly related to modeling methods, and should be applicable to both control and protection systems unless otherwise noted, e.g., the comparison of quantitative results with operating experience of the DFWCS.

2. SYSTEM DESCRIPTION AND SCOPE OF MODELING

This study analyzed the digital feedwater control system (DFWCS) of a secondary loop of an operating pressurized water reactor (PWR). The PWR has two secondary loops, each with a DFWCS. Since the two DFWCSs are symmetrical and do not have many interactions between them, only one of them was analyzed. Also, since complete system design and operation information was not available from the plant, a number of assumptions were made in this study such that the analyzed design should not be thought of as being representative of any particular plant or existing system and may, in fact, include some design features that do not currently exist in any actual DFWCS.

The DFWCS analyzed in this study was described in detail in NUREG/CR-6962 [Chu 2008a]. Here, a summary description of the system is provided, affording readers the information needed to understand the scope of the modeling and the method used in developing the probabilistic model. The loss of automatic control of a DFWCS, given that the plant is in full-power operation during one year, is the top event selected for this proof-of-concept study.

The DFWCS consists of sensors, transmitters, two central processing unit (CPU) modules (the main and backup CPUs), four controller modules (one each for the main feedwater valve (MFV), bypass feedwater valve (BFV), feedwater pump (FWP), and pressure differential indicating (PDI), and associated support systems, i.e., direct current (DC) power supplies and 120v alternating current (AC) buses. The DFWCS sends demand signals to the positioners of the main feedwater-regulating valve (MFRV) and the bypass feedwater-regulating valve (BFRV), and to the turbine controller of the main feedwater pump (MFP). The positioners convert electrical signals into pneumatic pressure that is used to position valves. The PDI controller that normally displays the differential pressure across the MFRV also can serve as a manual control station for the MFRV and BFRV. The digital parts of the system are the CPU modules and controller modules. Each module consists of a microprocessor and its associated components, e.g., analog/digital (A/D) converter, multiplexer (MUX), and digital/analog converter. Figure 2-1, a simplified diagram of the system, shows the modules and components considered in the reliability model of the DFWCS and the main signals between them. The solid boxes represent modules and components that are modeled in detail, while the dotted boxes represent those that are either modeled in a simplistic way or not modeled at all because they are beyond the scope of this study or found not to affect the operation of the system at full power. More discussion of the modeling of the system is provided in the corresponding sections of this chapter.

The system has two modes of operation, automatic and manual. This study assumes that the system is initially operating in automatic mode. The operators can interact with the system by using the controllers that are located in the main control room. If a controller switches from automatic to manual control mode due to a detected failure condition, the operators then can take manual control. This study assumed that a switch to manual mode is a system failure, since automatic control is lost.

The DFWCS also operates in either high-power or low-power mode. Since the plant is assumed to be operating at full power for this study, the system is considered to be initially operating in the high-power mode. During full power operation, the DFWCS normally operates under 3-element control in which the control is based on inputs from three different types of sensors, i.e., steam generator (S/G) level, feedwater flow, and steam flow. These three types of signals are the most important sensor input signals to the DFWCS.




Figure 2-1 Modules of the DFWCS model

The following sections give summary descriptions of the modules and components of the system.

2.1 Main and Backup CPUs and Their External Watchdog Timers

The main and backup CPUs are the brains of the DFWCS. That is, they read the sensor inputs, implement the control algorithms of the DFWCS, and send demands to the MFRV, MFP, and BFRV through the device controllers, i.e., the MFV, FWP, and BFV controllers. System redundancy is provided by the main and backup CPUs. The main and backup CPUs exchange information, such as CPU status, deviations, and input signal validity. Each CPU has an independent external watchdog timer (WDT) that periodically monitors whether the CPU has stopped functioning, i.e., stopped sending the heartbeat signals to the WDT that, in turn, sends the status of its associated CPU to the controllers. Each controller uses the status information to determine which of the two demand inputs (from main or backup CPU) to send to the component associated with that controller. In this study, the main CPU is assumed to be in control, with the backup CPU operating in tracking mode, i.e., taking the demand outputs from the controllers and using them as its own outputs. The tracking mode provides for a smooth transition of control from the main CPU to the backup CPU when the former is determined to have failed, e.g., when the WDT associated with the main CPU detects that the main CPU has

failed. In this study, the WDTs are modeled in a simplistic way. That is, the functions of the WDTs are modeled (e.g., identification of the WDT-detectable failures), while the failure modes of the WDTs, which could be either a failure to indicate the failure status of the associated CPU when the CPU has failed or a spurious signal output indicating that the CPU has failed when it has not, are not modeled due to a lack of design information of the WDTs.

Figure 2-2 is a high-level flow chart of the application software of the main CPU. The main CPU application software includes deviation logic that monitors redundant input signals for possible failures and takes appropriate actions, including notifying the control room operator. The deviation logic for the input signals of S/G level, feedwater flow and steam flow is similar but not identical. In general, the deviation logic consists primarily of sanity checks including out-of-range (OOR) checks, high rate-of-change checks, and deviation checks on redundant input signals. A CPU first determines the validity of certain input signals by checking if the signals are OOR or are changing at a high rate. Depending on the outcome of the validity check, different actions are taken. In the case of:

1. One invalid signal: If the invalid signal is due to failure of a sensor or transmitter, the main CPU ignores the identified invalid signal and uses the remaining good signal in its control algorithm. If the invalid signal is due to internal component failure of the main CPU module and the backup CPU is healthy, then the main CPU will fail itself and the backup CPU will take over control, i.e., a failover to the backup CPU will occur. The determination of whether the invalid signal is due to failure of a sensor or transmitter or failure of an internal component of the main CPU module is based on signal status information exchanged between the main and backup CPUs.
2. No invalid signal: If both signals of the same type are valid, the CPUs will compare them to determine if they differ/deviate significantly. In case of a large deviation of S/G level signals detected by the main CPU, a failover will take place if the backup CPU is healthy. If there is a large deviation between the redundant signals for the feedwater flow or steam flow, the DFWCS automatically switches to 1-element control, i.e., using the signals on S/G level only. This mode of operation is also considered a successful automatic control in this study.
3. Two invalid signals: If both S/G level signals are invalid, a failover will take place provided the backup CPU is healthy. If both signals for the feedwater flow or steam flow are found to be invalid, the DFWCS automatically switches to 1-element control.

In a summary, actions to be taken by the main CPU are determined by (1) types of faulty signals, i.e., level or flow signals, (2) number of invalid signals, and (3) causes of the faulty signals (i.e., due to the sensor/transmitter failures or internal CPU failures). Different actions of the main CPU may vary the system responses to signal failures.

Taking the S/G levels as an example, if a drifting signal due to a level sensor (or transmitter) failure is OOR, the signal will be detected by the OOR check of the deviation logic and the automatic control of the system can be maintained by using the remaining good level signal. The drifting sensor (or transmitter) signal does not have to be OOR, i.e., the signal is still valid but will cause a deviation between redundant level signals. A large deviation will be detected by the deviation check of the deviation logic and cause a failover to the backup CPU. The system will lose the automatic control because the backup CPU detects the same large deviation between the two sensor signals and will also be failed. Note, a small deviation can be coped with by the system.

If a drifting level signal is caused by failure of an internal component of the main CPU, a failover to the backup CPU will occur (the signal either drifts OOR or produces a large deviation between redundant signals) because the backup CPU does not see any problem with the level signals. The automatic control of the system can be maintained.




Figure 2-2 High-level flow chart of application software of each CPU

The deviation logic for both feedwater flow and steam flow signals are the same and feedwater flow signals is used as another example. If a drifting feedwater flow signal due to a sensor (or transmitter) failure is OOR, the signal will be detected by the OOR check of the deviation logic and the automatic control of the system can be maintained by using the remaining good feedwater flow signal. If drifting sensor (or transmitter) signal is still valid, it will cause a deviation between redundant feedwater flow signals. A large deviation will be detected by the deviation check of the deviation logic. Because the backup CPU detects the same deviation, the feedwater flow signals are no longer considered usable. However, the system will switch to a 1-element control by using the level signals only and the automatic control (1-element) of the system can still be maintained.

Similar to the case of level signal, if a drifting feedwater flow signal is due to internal failures of the main CPU, a failover to the backup CPU will occur. The automatic control (3-element) of the system can be maintained.

Note, switching to the 1-element control may occur at the same time with an initiating event (e.g., a reactor trip) if the cause is a physical process that is out of control, e.g., too much steam flow. Such an initiating event should be studied separately since it is not due to failure of the DFWCS system.

The CPU application software also has deviation logic on the feedback signals of controller demand outputs. The CPU that is in control does not have OOR checks on the feedback signals, but compares the MFV and FWP demand signals it calculates against the demand signals sent out by the controllers to their associated components; it will fail itself should the feedback demand signal from a controller differ significantly from the calculated demand, i.e., if the main CPU has a large deviation, then a failover to the backup CPU will take place.

2.2 MFV Controller

The MFV controller acts as an interface between the main and backup CPUs, and the MFRV positioners. It also is a manual control station for the MFRV, i.e., the operators may take manual control of the MFRV using it. The CPUs provide valve-position demand signals to the MFV controller that, in turn, relays a demand signal to the MFRV positioners. Normally, the main CPU is in control and the MFV controller sends the demand from this CPU to the two MFRV positioners, PDI controller, CPUs, and CPUs of the other S/G. The MFV controller receives the status of the CPUs from both the CPUs themselves and their associated WDTs. If the main CPU fails and the MFV controller detects it, the MFV controller then uses the demand from the backup CPU as its output. It also sends its automatic/manual (A/M) status to the CPUs, i.e., whether the controller is operating in automatic or manual mode. There is a pushbutton control on the MFV controller allowing the operator to change the S/G-level setpoint manually; this controller can also display the S/G level.

The MFV controller cannot detect its own internal failures, so it cannot prevent the effects of the failures. It has a built-in WDT that may detect certain failures, but will only generate a flashing display on the screen of the controller to alert the operators in the main control room; it does not activate any automatic actions to mitigate the failures. If the MFRV demand output of the MFV controller falls to zero, it will be detected by the PDI controller which then functions as the controller of the MFRV in manual control mode. When any controller switches from automatic to manual control, the system changes its mode of operation from automatic to manual. Therefore, the automatic control function of the DFWCS is lost.

If a failure causes the S/G-level setpoint to deviate, the CPUs will detect the deviation and revert to a built-in setpoint, i.e., the failure is automatically corrected. It was assumed that any failure affecting the display of the level will not affect the function of the MFV controller, and hence, does not have to be included in the model. Figure 2-3 depicts a high-level flowchart of the application software logic of the MFV controller.

The controller clamps the input analog signals within their ranges (e.g., forces an OOR high signal to the maximum value), compares the demand signals from the CPUs to find out if, over a specified duration, they differ by more than a predefined threshold, and generates a deviation alarm when such a deviation is detected. It also transmits the status of the main and backup CPUs back to the CPUs. If the backup CPU detects the failure of the main CPU, then it switches from the tracking mode to the control mode by sending as output its calculated valve demand rather than the demand it receives from the MFV controller output. If both CPUs are found to be failed by any controller, the controller will switch from automatic to manual control, and the system changes its mode of operation from automatic to manual. The MFV controller enters the manual mode by sending the last good demand signal as the output; thereafter, the operators can use the push buttons in the controller to manually control feedwater by increasing

or decreasing the output. In this case, the DFWCS is considered failed because automatic control is lost.




Figure 2-3 High-level flowchart of MFV controller software

2.3 FWP Controller

The FWP controller processes the FWP demand signal in the same way as the MFV controller processes the MFRV demand signal; it receives pump demands and CPU status information from the CPUs and sends FWP demand to the turbine speed controller. Two important differences between the FWP and MFV controllers are that the FWP controller does not send CPU status information to the CPUs, and does not have the PDI controller as a manual backup. Also, the FWP controller has an analog input from the FWP speed-bias potential meter mounted on the main control board. The bias is added to the feedwater pump demand by the CPUs.

This control typically is used to adjust the fraction of the feedwater flow through each of the two pumps, as when starting or securing the second MFP, or matching the CPU's output with that of the manual FWP controller before switching the controller from manual to automatic. The FWP controller monitors the rate of change of the bias signal. If that rate should exceed a preset limit, the FWP controller switches to manual mode, and a bias failure signal is sent to the BFV controller via Microlink⁽²⁾, a network connecting the controllers.

2.4 BFV Controller

The BFV controller processes the BFV demand signal in exactly the same way as the MFV controller processes the MFRV demand signal, i.e., it receives BFV demands and CPU status information from the CPUs and sends the BFRV demand to the BFRV controller. Two important differences with the MFV controller are that the BFV controller does not send CPU status information back to the CPUs, and it does not have the PDI controller as an automatic manual backup. However, the PDI controller can become a manual backup when the operators actuate a control switch. Additionally, the BFV controller provides alarms to the plant's annunciator system and the plant computer, based on failure information received from the MFV and FWP controllers through Microlink. This information includes status of deviation alarms from the CPUs, and status of the "health" of each CPU, i.e., healthy or failed. During full-power operation of the plant, as is assumed in this study, the BFRV is normally closed; even if it fails open, the DFWCS is assumed to accommodate the failure. Therefore, it is not necessary to include the BFV controller in the reliability model except possibly to account for its failure modes that can logically affect the system operation, that is, the failure modes associated with its A/M status. As discussed in Section 3.3.5, an explicit BFV controller model is not necessary because the failure of the A/M status can be included in the FMEA for the main CPU.

2.5 PDI Controller

Although the PDI controller is connected to both the MFV and the BFV controllers, it normally is on standby and does not directly undertake any control function during DFWCS automatic control. It normally displays the differential pressure across the MFRV, and has a buffer for holding the outputs of the MFV and BFV controllers until the PDI controller is automatically or manually switched into the control loop.

The MFV demand output is also sent to the PDI controller. The sum of the MFV demand output and the PDI demand output is the demand that will be sent to the MFRV. During normal operation, the MFV demand output is not zero and the PDI controller output is zero (implemented by the software of the PDI controller). If the PDI controller detects that the MFV demand output fails to zero, then the PDI controller will raise its output to the pre-failure MFV demand value, which will be added to the actual MFV demand output to support manual control of the MFRV.

Because the PDI supports manual control of the MFRV after the demand from the MFV controller falls to zero, failures of the PDI do not affect the likelihood of the initiating event, i.e., loss of automatic control. An exception is the failure mode of the PDI wherein it incorrectly takes over control of the MFRV from the MFV controller, thus causing a loss of automatic control because control then becomes manual. As discussed in Section 3.3.5, an explicit

⁽²⁾ Section 4.5.1 of NUREG/CR-6962 [Chu 2008a] provides a detailed description of Microlink. A loss of the Microlink communication network affects alarm and time synchronization only, and does not affect control since CPUs and device controllers are asynchronously running. Therefore, it is excluded from this study.

PDI controller model is not necessary because the false takeover by this controller can be included in the FMEA for the MFV controller.

If the BFV controller fails such that its analog demand output drops to zero, a manual hand switch can be actuated so that the PDI controller can be used to manually control the BFRV.

2.6 Other Components

Sensors – Sensors provide analog signals through the transmitters to the CPUs. There are five different types of signals, viz., feedwater temperature, feedwater flow, steam flow, neutron flux, and S/G level. Each type of signal has two sensors and transmitters. A CPU module converts the analog signals into digital signals via a MUX and an A/D converter. As discussed in Section 2.1, the CPU software checks the validity of the digitized input signals (OOR, bypass, and rate of change), and any deviation between two signals of the same type. Different deviation and validity logic processes each different signal type. Since feedwater temperature signals are not used during the high-power mode of operation, they are not modeled. Similarly, loss of the neutron flux sensors during this mode does not need to be modeled because it only inhibits a transfer to low-power mode. Chapter 3 discusses the sensor failure modes.

MFRV Positioners – The positioners are microprocessor-based current-to-pneumatic (I/P) devices that convert the input current signal from the MFV controller to a pressure signal, which positions the valve. In general, the generic FMEA model of a digital module discussed in Chapter 3 is applicable to the positioners. In this proof-of-concept study, the positioners were not modeled because sufficient information on their design and operation was not available.

BFRV Positioner – The positioner is a microprocessor-based I/P device that converts the input current signal from the BFV controller to a pressure signal, which positions the valve. For the same reason that there is no need to model the BFV controller because its failure is expected to be accommodated by the DFWCS, the BFRV positioner also does not need to be modeled.

Turbine Controller – The turbine controller is a digital controller, receiving demand signals from the FWP controller and controlling the FWP accordingly. In this study, the turbine controller was not modeled because sufficient information on its design and operation was not available.

DC Power Supplies – Each CPU has its own DC power supply with its own 120v AC bus. The four controllers are assumed to share two DC supplies, each fed by a different 120v AC bus.

120v AC Buses – It is assumed that four different 120v AC buses supply power to the DC power supplies of the CPUs and controllers, two for the CPUs and two for the controllers.

Heating, Ventilation, and Air Conditioning (HVAC) – In general, digital systems may fail if exposed to elevated temperature. However, the dependency on HVAC was not considered to be significant because the DFWCS is located in the control room, and the effect of a loss of HVAC would take hours to develop and can be easily recognized and mitigated, e.g., by opening a door.

3. IDENTIFICATION OF INDIVIDUAL FAILURE MODES AND THEIR EFFECTS FOR THE DFWCS

This chapter documents the failure modes and effects analysis (FMEA) of the digital feedwater control system (DFWCS) components and associated support systems. An FMEA approach is used that was conceptualized in NUREG/CR-6962 [Chu 2008a], wherein the level of detail is driven by availability of generic component failure data. Reliability Prediction Methods (RPMs), such as those in Military Handbook 217F [Department of Defense 1995], PRISM [Reliability Analysis Center (RAC) manual], and Telcordia [2001], are the only publicly available databases for digital components identified for this study. Their weaknesses are that the estimates of failure rate may be inaccurate due to use of conservative assumptions and lack of applicable data [Gu 2007, Pecht 1994], and uncertainties are not considered. Further, they use parts count and part stress methods that are applicable only to systems without redundancy. NUREG/CR-6962 [Chu 2008a] provides more discussion of the RPMs. The FMEA approach of this study is at the level of detail of the data in the PRISM database, but also considers the different failure modes of the components. It can support the development of more realistic models of digital systems.

A digital system is envisioned as consisting of modules, each comprising common generic components, such as an analog/digital (A/D) converter, a multiplexer (MUX), a microprocessor and its associated components (e.g., random access memory (RAM) and buses), a demultiplexer (DEMUX), and a A/D converter. By considering the generic components, the approach can be applied to any digital module of digital systems. In the FMEA, generic failure modes of the components are postulated in terms of the output signals associated with the components, and then the effects of the presupposed failures are determined by examining how the rest of the system processes the signals. Chapter 6 describes the usage of the raw data of the PRISM database, along with other sources of failure parameters. The failure parameters used in this study are generic, estimated using available data. In general, data that is specific to the component type, application, and operating environment is more appropriate, but often unavailable. The parameters in this report are presented for illustrative purposes only, i.e., to illustrate the approach and methodology of this study. The parameter values presented are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes).

This chapter details the FMEA approach using the main central processing unit (CPU) module and the feedwater pump (FWP) controller module as examples. Appendix A gives complete FMEA tables of the system. Initially, the FMEA was carried out manually by reading various documents about the system, i.e., the system description, requirement specifications, hazard analyses, pseudo software (i.e., high level description of software using the software programming structure, but with the program details not included), and piping and instrumentation diagrams. Soon thereafter, a simulation tool was developed to automate the process due to difficulties in manually relating different pieces of information in determining the effects of individual postulated failures. This tool, discussed in Chapter 4, was based on the actual source code for the system and was employed to verify the results of the manual FMEA for individual failures. In turn, the manual FMEA provided a check for the simulation tool. More importantly, the simulation tool was the only practical way to assess the effects of combinations of postulated failures and their sequences. The FMEA, including the simulation tool, is a supporting analysis which plays an important role in developing the reliability model of the DFWCS, just like thermal-hydraulic analyses are used to determine the success criteria and

accident timing used in developing accident sequences of a PRA. The simulation tool is especially important to digital systems due to the complexity of these systems and their use of software.

3.1 General Issues with Current FMEAs for Digital Systems

FMEA is a method used to identify the failure modes of components of a system and their subsequent effects on the system. FMEAs, which usually are conducted at different levels of detail, can be used to support development of system reliability models. The highest level of detail is the entire system. The system can then be decomposed and FMEAs conducted at lower levels, e.g., subsystem levels. The FMEA at a particular level is used to start the next lower level FMEA since the failure modes of one level indicate the effects of failure at its immediate lower level. The process of decomposition may continue until the available information cannot support a more detailed analysis, or the purpose of the FMEA does not require more detail.

While these discussions are applicable to all system FMEAs, existing generic issues with digital-system FMEAs are (1) there is no well-established definition of the failure modes and their effects for digital systems and (2) there is no specific guidance of how to undertake FMEAs for digital systems. Despite these existing issues several reliability studies of digital systems have been completed, e.g., those discussed in Chapter 8 of NUREG/CR-6962 [Chu 2008a]. In general, those studies were not conducted with sufficient detail for the approach described here; i.e., the failure modes of a component either were not explicitly defined or often were implied as "failures to perform its dedicated function," so that the only identified effect of failure on the system is that the system has failed.

Current digital systems are highly complicated. Theoretically, all the relevant interactions between the components of a digital system should be captured by its reliability model. In practice, these interactions are hard to capture without using appropriate FMEAs at proper levels. Lacking a quality FMEA, it is difficult to create high-fidelity reliability models.

In nuclear power plants, digital systems mainly are employed to control specific equipment or a process, or perform safety-related functions, such as tripping the reactor or actuating an emergency safety feature. Therefore, differences in desired functions and the uniqueness of individual industrial processes require specific digital system design features. This implies that the data for a specific digital system of interest generally are very scarce. The collecting of suitable data or system-specific data is exacerbated by the fact that digital systems are likely to be upgraded frequently.

Although the designs of digital systems can be very different from each other, usually they all use generic digital components, e.g., microprocessors and A/D converters. As long as the impacts of the failure modes of these generic components on the associated signals are clear, these component failure modes are suitable for developing a reliability model based on the system design/configuration information. If specific data are unavailable, then generic failure data for these components will have to be used in the model.

Although there is not a standard list of failure modes for digital components, in general, the failure modes of a generic component can be defined in terms of its function(s). Therefore, a consistent set of failure modes can be applied to components of the same type, even if they are

of different makes or models. Defining failure modes in such a way allows them to be used in reliability analysis as long as the associated failure data are available.

3.2. A Generic Approach to the FMEAs of Digital Systems

As discussed previously, it is preferable to carry out an FMEA at the level of generic components where reliability failure parameters are available because then the reliability model developed using the FMEA can be quantified using these failure parameters. Another advantage of performing FMEAs of digital systems at that level comes from the fact that software runs on a microprocessor. The software and hardware interaction, the fault-tolerance characterized by specific software design, and the interactions between digital systems and monitored/controlled processes are reflected by signals transmitted between generic components of the digital system; therefore, they can be potentially captured by the FMEA at this level. For example, a specific failure mode of a MUX may generate a signal failure that the fault-tolerance design will detect and correct without failing the entire system.

Accordingly, a generic approach to undertaking FMEAs of digital systems is proposed here. The entire digital system is decomposed into different levels of detail until the level of the generic components is reached. The number of intermediate levels depends on the complexity of, and information available about, the particular system. Failure modes are postulated at the lowest levels (in this case, at the level of generic components), and their effects propagated to higher levels until the impacts on the entire system can be determined.

Figure 3-1 illustrates the FMEA process adopted in this study and applied to the DFWCS. The key points in performing FMEAs are that (1) the status of the system eventually is determined by module signals that reflect the interactions between the modules and between the digital system and the plant and (2) these signals are directly affected by the status of the generic components of the modules. Figure 3-1 depicts a pathway showing how the failure modes of generic components in a specific DFWCS module affect its status and that of the whole system. That is, the failure modes of generic components are used to evaluate their impacts on the module input and output (I/O) signals, which in turn determine the status of the entire system, i.e., whether or not a system failure takes place :




Figure 3-1 Steps in the generic FMEA approach applied to the DFWCS

The DFWCS consists of: (1) the main and backup CPUs that essentially execute identical software and use the same control algorithms to calculate control demands based on input from the plant and (2) four controllers that receive the corresponding demand signals from the CPUs and forward them to valve positioners or the pump speed controller. The interactions of the two CPU modules and four controller modules are determined from system design information. Each DFWCS module can be considered as a complete digital system with its own A/D input, processing, and A/D output. Therefore, the major components of all modules include A/D converters, A/D converters, and microprocessors and their associated peripheral devices (e.g., RAM, read-only memory (ROM), and buses), MUXs, DEMUXs, and some analog I/O devices (e.g., current loop devices). The major components of the modules are identified based on general architecture of digital systems.

Effectively, the DFWCS is broken down into three levels. The highest level is the entire DFWCS system, and the lowest level corresponds to the generic digital components. The single intermediate level (the module level) includes the six modules.

The failure modes at the system level are the failure effects of the modules; similarly, the failure modes at the module level are the failure effects of the components within the module. It should be noted that system failure modes usually are defined in terms of the system's functionalities and thus, are system specific. The FMEA's scope encompasses the internal failures of the system, but excludes external events, such as fire or seismic events.

System-Level FMEA:

For the system-level (top-level) FMEA, the scope of analysis included the entire DFWCS. As described in Chapter 2, system failure is defined as the loss of automatic control while the plant is operating at full power.

Module-Level FMEA:

The next level of the FMEA included the major modules of the DFWCS, i.e., the main CPU, backup CPU, MFV controller, BFV controller, FWP controller, pressure differential indicating (PDI) controller, and some related dependencies, such as power supply and sensors. The failure modes of these major modules are represented by the failures of their individual I/O signals (see more discussion in Section 3.3.1); their impacts on the behavior of the modules were analyzed. It is noted that the reliability model of this study does not include the BFV controller and the PDI controller. The reason for excluding them is discussed in Sections 2.4 and 2.5, as well as in Section 3.3.5.

Major-Component-of-Module-Level FMEA:

The lowest level FMEA analyzed the components inside the modules of the DFWCS. The controllers are application-specific integrated circuit (ASIC)-based devices. Since the major components of both controllers and CPUs are similar, they are analyzed in the same way.

FMEAs at different levels are performed either by a "bottom-up" or a "top-down" approach. In fact, the former approach is preferred and was adopted for the DFWCS because of difficulties in deductively identifying all possible causes of a given failure, as discussed in Chapter 4.

3.3 FMEAs of the DFWCS Using the Generic Approach

In this study, steady-state operation of the system is assumed as the initial condition, and loss of automatic control is the system failure condition being modeled. The following are important assumptions made in performing the FMEAs:

- All components, including those playing a standby role, e.g., the backup CPU, are operating at all times and can fail at any time.
- Typically, a component can have more than one failure mode with different effects that must be modeled differently. A component is assumed to fail only once in a given failure sequence, i.e., after one failure mode of the component has occurred, other modes cannot occur for the same component. This assumption is believed to hold for most of the digital components, because available information on digital component failures seems to suggest so, i.e., the hardware failure databases reviewed in NUREG/CR-6962 [Chu 2008a] did not provide any indication that additional failures may occur subsequent to an initial failure. It would be unrealistic to assume that a component can always fail more than once. It may be possible that a certain component fails to an intermediate failure mode before it reaches one of the other failure modes. If recognized, such a sequence of failures can still be analyzed and modeled using the approach of this study as discussed in Section 4.2.7.
- Due to lack of detailed design information, failures of different components are assumed to be independent of each other (regardless of how they are physically wired together). It is recognized NUREG/CR-6962 [Chu 2008a] that determining the effects of component failure modes in a real digital system could be much more complex than what this study assumes. For example, the detailed connection of a digital output to a few digital inputs determines if failure of one input would affect other inputs, which suggests that cascading component failures may occur. On the other hand, built-in mechanisms that may detect and isolate the cascading faults can also be designed, and included in evaluation of FMEAs as needed. The independence assumption is introduced because, otherwise, detailed analyses of the designs at the circuit level, which are unavailable in this study, must be performed for individual components to determine how a specific failure of a component affects the connected components.
- It is assumed that a drifting signal will eventually drift to out-of-range (OOR) high or low. As a result, in the model a drifting signal is always detected by the OOR check, and the system may continue to successfully operate, e.g., using the redundant signal (i.e., the signal that does not drift OOR). This treatment may be non-conservative because, in reality, a drifting signal may not drift OOR, and may cause an undetectable failure that could result in system failure. However, as discussed in Section 2.1, if a drifting signal is not detected by the OOR check, it still may be detected by the built-in deviation check of the application software. Section 8.4.4 provides more discussion on the significance of the assumption used in this study regarding signals drifting OOR.
- Ideally, for a control system, a thermal-hydraulic model of the plant would capture a drifting signal. On the other hand, recognizing that such a failure mode may cause system failure, the failure mode can be modeled accordingly. The only difficulty may be

estimating its failure rate. More discussion on how to better model drifting signals is provided in Section 4.4.

- If the failure effects of a component failure mode are unknown due to a lack of knowledge about that failure mode, e.g., loss of a basic input/output system (BIOS), it is conservatively assumed that the associated module is failed. In addition, if the component failure mode causes the undetectable failure of the main CPU or any of the controllers, the entire DFWCS is assumed to fail. Undetectable failure of the backup CPU does not directly lead to loss of automatic control of the system (i.e., DFWCS failure), but the automatic control will be lost, if there is a need for failover from the main CPU to the backup CPU.

3.3.1 FMEA of the Main CPU Module

This section provides detailed illustrations of how failure modes are defined, and how they are propagated to the system level. Appendix A gives complete FMEA tables of the DFWCS. It is anticipated that FMEAs can be carried out for other digital systems using a similar process to that used for the examples covered in this section.

Figure 3-2 shows the “internal” components of the main CPU module of the DFWCS, i.e., the components connected to the main CPU, and considered in the reliability model as its internal parts.




Figure 3-2 Major components of the main CPU module

In the diagram, analog backplanes and digital backplanes are buses that interface with all I/O of the main CPU module (for simplicity, analog backplanes A and B are combined in the figure). An Industry Standard Architecture (ISA) bus is used for the microprocessor of the main CPU module to interact with components connected to the backplanes. A current loop device produces a current output (usually 0-20 milliamperes (mA)). Each analog output is assumed to

use one current loop. The figure does not depict the current loops for analog input signals, but it also is assumed that each analog input uses a current loop. Other components are all standard in digital systems. The arrows represent signal flows between different components.

The failure modes for individual components of the main CPU module are summarized below, and the sources of the failure modes are cited. Chapter 6 discusses the breakdown of component failure rates into their constituent failure modes through the use of failure-mode distributions.

1. **Hardware Common-Cause Failure (CCF):** The hardware of the main CPU and backup CPU is identical. The occurrence of a hardware CCF may fail the entire system.
2. **Software:** The main and backup CPUs run the same software and a software CCF may occur and fail the entire system. Two failure modes are considered: (1) the software on the main CPU seems to be running normally but sends erroneous output and (2) the software halts and hence, the CPU stops updating output. In addition to the CCFs of software, the above failure modes are also considered for the individual software running on the CPU modules considering the fact that the main and the backup CPU are in different modes (controlling and tracking modes) and might be running different portions of the software at any given time. More information on the completeness of software failure modes is provided in Section 8.3.
3. **Microprocessor of the Main CPU:** Failure modes considered are (1) the microprocessor seems to be running normally but sends erroneous output and (2) the microprocessor stops updating output [RAC 1997b].
4. **Associated Components of a Microprocessor, such as the ISA bus, RAM, ROM, BIOS, flash disk, buffer, and serial port:** It is conservatively assumed that each component has only one failure mode, i.e., a loss of the component, which entails the loss of the functions performed by the component.
5. **Address Logic:** This is a generic digital component; also called a decoder. A microprocessor uses the address logic to access the information transmitted on the backplanes. The failure mode is assumed as a loss of the address logic, so that the microprocessor cannot access the intended information upon loss of the address logic.
6. **Voltage Input Module:** The voltage regulators are assumed to be the major component of the voltage input module of the main CPU. The failure modes are fail-high and fail-low of the associated voltage input signal [RAC 1997b].
7. **MUX and DEMUX:** Failure modes of MUXs and DEMUXs are defined in Aeroflex [2005] in terms of the analog signals they process, which include a loss of one or all signals. No other failure modes of MUXs or DEMUXs were mentioned in Aeroflex [2005], and, therefore, a loss of signal is modeled in this study as signal fails low.
8. **A/D and Digital/Analog (D/A) converters:** Both A/D and D/A converters are linear integrated circuits (ICs), i.e., the I/Os are proportional to each other; all analog I/Os of the same module share them. The failure modes of an A/D converter include all bits of the A/D stuck at zeros, all bits stuck at ones, and a random bit-failure of the A/D converter [Meeldijk 1996]. The failure modes of a D/A converter include output fails

- (drifts) high or low [Meeldijk 1996]. It is assumed that if the D/A converter output starts drifting, it will eventually reach the high or low detection threshold.
9. Current I/O Modules: The major components of the current I/O modules are current loops that essentially are linear transmitters/receivers. They also are linear ICs and their failure modes are current signal fails (drifts) high or low [Meeldijk 1996]. It is assumed that if the current starts drifting, it will eventually reach the high or low detection threshold.
 10. Digital I/O Modules: Digital I/O is implemented via a solid-state switch [Eurotherm 2000]. The status of a digital signal is controlled by opening or closing the switch. The solid-state switch may fail to operate (fail as is) and spuriously operate (fails to the opposite state), as stated in RAC [1997b].

In summary, failure modes of components that carry analog signals include "signal fails high" and "signal fails low" (a loss of signal is modeled as signal fails low, as indicated above). Failures of drifting analog signals, such as random signals, are assumed to either drift high or drift low, i.e., the same as fail high or fail low. This assumption about drifting signals will be further discussed in Section 4.4. Failure modes of components that carry digital signals include normally closed, fails closed (NCFC), normally closed, fails open (NCFO), normally open, fails closed (NOFC), and normally open, fails open (NOFO). These failure modes will cause the corresponding digital I/O signals of a module to fail to operate (NCFC and NOFO) or fail to the opposite state (NCFO and NOFC). Impacts of the failure modes of other components on the modules were discussed above and in Table 3-1.

It is noted that the failure modes of components discussed in these references may not perfectly match the component failure modes of the main CPU module of the DFWCS; nevertheless, they were the best approximation found at present. For example, "no output" and "short-circuit" failures modes of a linear IC, such as A/D and D/A converters, are interpreted as "fails low."

Table 3-1 lists the failure modes of representative generic component types and their potential impact on the main CPU module and the DFWCS. The impacts on the main CPU module and the system were determined by the FMEA performed manually in NUREG/CR-6962 [Chu 2008a] and validated with the automated FMEA tool discussed in Chapter 4. Impacts of some of the failure modes were postulated based on understanding of the function and design of the components, e.g., a loss of BIOS is assumed to be an undetectable failure that will fail the system. The table does not provide a complete FMEA of the main CPU module; instead, there is an explanation of the meaning of the failure modes of generic component types, and an illustration of the way these failure modes propagate to the entire system via the intermediate module level.

It is important to consider fault-tolerance features in each CPU module. If the main CPU module fails and is detected by these features, the backup CPU module will assume control of the system. This process is named a "failover to the backup CPU," or simply a "failover." Each CPU module (main and backup) has available two types of fault-tolerance features. The first one is failure-mode detection by the application software running on the CPU, and the second one is monitoring by an external watchdog timer (WDT). Each feature can initiate a failover from the "controlling" CPU module (normally the main) to the "tracking" CPU module (normally the backup).

This study defined a system failure as the loss of automatic control of the DFWCS. Based on the physical meaning of the failure modes of a specific component, their impact on signals associated with this component can be determined. Thus, the effects of component failure on the main CPU module can be established, i.e., the failure modes of the main CPU, based on the system design information. The impact of the main CPU failure modes on the entire system can then also be evaluated based on the system design information.

Column 1 in Table 3-1 presents the failure modes for individual components (including software) in the main CPU module. Column 2 (heading "Failure Mode Detected by") indicates whether the failure modes can be detected by the application software or the external WDT, which represent fault-tolerance features of the main CPU. The impacts of the failure modes on the main CPU module are indicated in Column 3. Column 4 establishes whether a failure mode triggers system failure. Note that failures of different signals carried by a particular type of component, e.g., current loop, may have different impacts on the main CPU or the DFWCS system, i.e., the impact is signal dependent. The actual failure effects for each specific component are provided in the FMEA tables of Appendix A. Finally, Column 5 provides comments on each failure mode.

Considering the failure modes of the main CPU, an undetectable failure will result in failure of the DFWCS (i.e., loss of automatic control) because the main CPU is assumed to be the controlling CPU. A failure mode detectable by the application software indicates that the main CPU can detect the failure, so that the application software initiates a failover to the backup CPU, if needed. A WDT detectable failure signifies the detection of the failure mode by the external WDT of the main CPU, and the resulting failover to the backup CPU. For a failure mode of a component that does not impact the main CPU, e.g., a loss of serial port, the main CPU will continue to carry out the DFWCS control function. If a failure mode does not cause the main CPU module to fail, this module will continue to operate with a latent failure present, i.e., a failure that may subsequently lead to failure of the DFWCS if combined with other component failures.

The failure rates of these major components are required to quantify the digital system reliability once the reliability model is created. Another important parameter is the distribution of the component failure modes. Usually, the failure rate of a digital component includes all its failure modes. Because different failure modes may have different effects, that distribution, i.e., the distribution of the different failure modes of a component with respect to the "total" failure rate of the component, also is needed. Accordingly, the "total" failure rate must be split into the individual failure rates of the component failure modes. This study mainly adopted the failure mode distributions of different components described in Meeldijk [1996] and RAC [1997b]. Chapter 6 discusses in detail the reliability data of digital systems and components. The approach described above for the main CPU module was also employed to analyze other modules of the DFWCS. These analyses are summarized below.

3.3.2 FMEA of the Backup CPU Module

The hardware and the software of the backup CPU module are identical to those of the main CPU module. During plant normal operation, the main CPU module is in the "controlling" mode, i.e., it is controlling the components associated with the DFWCS, such as the main feedwater-regulating valve (MFRV) and FWP, and the backup CPU module is in "tracking" mode.

Table 3-1 Illustrative examples of performing FMEA at component level of the Main CPU module.

Failure Mode	Failure Mode Detected by		Failure Effects on Main CPU	Fails the DFWCS?	Comments
	Application Software	WDT			
Software CCF	-	-	-	Yes	
Hardware CCF	-	-	-	Yes	<p>It is assumed that the CCFs of software or hardware will fail the entire system. Therefore, detection of the failure is not an issue. Section 6.3 describes how CCFs are modeled in this study.</p>
The software on the main CPU seems to be running normally but sends erroneous output	No	No	Undetectable Failure	Yes	<p>This is considered an undetectable failure of the main CPU and will fail the entire system.</p>
Software halt (CPU stops updating output)	No	Yes	WDT Detectable Failure	No	<p>When the WDT no longer receives a toggling signal, it will cause a failover of the main CPU to the backup CPU provided that the status of the WDT is normal.</p>
The microprocessor seems to be running normally but sends erroneous output	No	No	Undetectable Failure	Yes	<p>This is considered an undetectable failure of the main CPU and will fail the entire system.</p>
The microprocessor stops updating output	No	Yes	WDT Detectable Failure	No	<p>When the WDT no longer receives a toggling signal, it will cause a failover of the main CPU to the backup CPU provided that the status of the WDT is normal.</p>

Table 3-1 Illustrative examples of performing FMEA at component level of the Main CPU module.

Failure Mode	Failure Mode Detected by		Failure Effects on Main CPU	Fails the DFWCS?	Comments
	Application Software	WDT			
Loss of ISA bus	No	Yes	WDT Detectable Failure	No	The input and output of the CPU rely on the ISA bus, and both the application software and the WDT can potentially detect this loss of the ISA bus. However, it is assumed that this CPU failure is detected by the WDT if its status is normal because the application software may be unable to send out any alarm or signal regarding failure of the main CPU due to the loss of both the input and output of the CPU.
Loss of RAM	No	Yes	WDT Detectable Failure	No	Application software has to be loaded into RAM to run it. Thus, the application software cannot run upon a loss of RAM. It is assumed that the WDT can detect the loss of RAM because the software of the main CPU will no longer run and send out toggling signals.
Loss of BIOS	No	No	Undetectable Failure	Yes	The input and output operations of the CPU rely on BIOS routines. However, it is unknown whether a loss of BIOS will cause a complete loss (or a partial loss) of inputs to and outputs from the application software and CPU; hence, the failure is conservatively assumed to be undetectable.
Loss of flash disk	No	No	Undetectable Failure	Yes	The failure effects of a loss of the flash disk that stores software are unknown. The failure is conservatively assumed to be undetectable.

Table 3-1 Illustrative examples of performing FMEA at component level of the Main CPU module.

Failure Mode	Failure Mode Detected by		Failure Effects on Main CPU	Fails the DFWCS?	Comments
	Application Software	WDT			
Loss of serial port	Yes	No	Continued Operation	No	Communication between the main CPU and power distribution unit is via a serial port. From plant information, the CPUs send data to the power distribution unit for display and the setpoint can be changed there; the change then is sent to the CPU via the serial port. Apparently setpoints are changed offline. Therefore, a loss of the serial port will not affect main CPU normal operation.
Fail (drift) high or fail (drift) low of current loop device	Signal dependent	No	Signal Dependent	Signal dependent	The current loop is a linear device that may fail high or low, resulting in the associated I/O signal failing high or low. Fail low includes failures of fail to zero. The failure modes of the current loop device cause the associated signal to fail high or low. The main CPU processes different signals differently. For example, failure of level signals will cause the backup CPU to take over control from the main CPU based on the software logic. Further analysis is needed for individual signals to determine their impacts on the main CPU module and/or the DFWCS.

Table 3-1 Illustrative examples of performing FMEA at component level of the Main CPU module.

Failure Mode	Failure Mode Detected by		Failure Effects on Main CPU	Fails the DFWCS?	Comments
	Application Software	WDT			
Fail (drift) high or fail (drift) low of voltage signal	Signal dependent	No	Signal Dependent	Signal dependent	The voltage regulator is a major component for the voltage signal I/O. It may fail high or low, and effectively, causes the voltage signals to fail high or low. Again, further analysis of individual signals is needed to determine their impacts on the Main CPU module and/or the DFWCS.
Loss of all signals from MUX	Yes	No	Application Software Detectable Failure	No	Loss of a signal means that the signal fails low. All analog inputs share the MUX. This failure mode indicates that all analog signals related to this MUX fail low.
Loss of one signal from MUX	Signal Dependent	No	Signal Dependent (Application Software Detectable, Undetectable, or Continued Operation (with Latent Failure))	Signal dependent	The failure mode indicates a loss of a specific analog signal. The responses to this failure depend on the specific signals.
Loss of all signals from DEMUX	Yes (but cannot be corrected by the CPUs)	No	Undetectable Failure	Yes	<ol style="list-style-type: none"> 1. The DEMUX is similar to the MUX. It is shared by all analog outputs. Loss of a signal means that the signal fails low. 2. Based on the system design information, this failure will cause a loss of automatic control, which this study defines as a system failure.
Loss of one signal from DEMUX	No	No	Signal Dependent (Undetectable Failure or Continued Operation)	Signal Dependent	<ol style="list-style-type: none"> 1. The failure mode indicates a loss of a specific analog signal. 2. Responses to this failure depend on the individual signals.

Table 3-1 Illustrative examples of performing FMEA at component level of the Main CPU module.

Failure Mode	Failure Mode Detected by		Failure Effects on Main CPU	Fails the DFWCS?	Comments
	Application Software	WDT			
All 16 bits of A/D converter stuck at zeros or ones	Yes	No	Application Software Detectable Failure	No	<p>1. Both A/D and digital/analog converters are linear ICs. The A/D converter is shared by all analog inputs, and its loss will entail the loss of all analog inputs.</p> <p>2. Stuck at zeros or ones indicates that all analog signals fail low or high. The main CPU software can detect failures of some input signals, and then cause a failover.</p>
Random bit failure of A/D converter	No	No	Undetectable Failure	Yes	Although the main CPU software can detect some random failures, they are conservatively assumed to be undetectable and will fail the whole system.
Output of digital/analog converter fails (drifts) high	Yes	No	Application Software Detectable Failure	No	<p>1. The digital/analog converter is shared by all outputs of the main CPU, and its loss will result in a loss of all outputs.</p> <p>2. This failure will cause a failover to the backup CPU by the main CPU application software.</p>
Output of digital/analog converter fails (drifts) low	Yes (but cannot be corrected by the CPUs)	No	Undetectable Failure	Yes	This failure will cause a loss of automatic control of the DFWCS, defined in this study as a system failure.
Loss of address logic	No	No	Undetectable Failure	Yes	The address logic also is called a decoder. Although some failures of address logic might be detected by the application software, it is conservatively assumed that a loss of the address logic will result in an undetectable failure of the main CPU and fail the system.

Table 3-1 Illustrative examples of performing FMEA at component level of the Main CPU module.

Failure Mode	Failure Mode Detected by		Failure Effects on Main CPU	Fails the DFWCS?	Comments
	Application Software	WDT			
Loss of output buffer	No	Yes	WDT Detectable Failure	No	All digital I/Os rely on buffers. Loss of the output buffer will cause the main CPU to fail to send out a toggling signal to the WDT. A WDT-caused failover to the backup CPU will be initiated.
Loss of input buffer	No	No	Undetectable Failure	Yes	It is conservatively assumed that a loss of the input buffer causes an undetectable failure (i.e., a toggling signal is still sent to the WDT) and fails the system.
Failure to operate or false operation of solid-state switch	No	Signal Dependent	Signal Dependent	Signal Dependent	A solid-state switch carries a digital I/O signal of the main CPU. Its failure to operate indicates that the digital signal fails as is. False operation indicates that the digital signal fails to the opposite state. Therefore, based on the normal positions of the solid-state switches defined for each digital signal, the impacts of these failure modes are evaluated using the software and system design information.

Tracking is accomplished in the backup CPU by setting its output to the output from the controllers. Tracking facilitates a smooth transition of control when the backup CPU takes over control after the detection of a failure in the main CPU module.

The description of the main CPU module in Section 3.3.1 applies to the backup CPU module, and they both have the same hardware architecture (Figure 3-2). An FMEA of the backup CPU module was performed similarly to that for the main CPU module, illustrated in Table 3-1. Since the backup CPU module is in tracking mode, all of its failure modes are latent failures except for CCFs. Appendix A presents the detailed FMEA of the backup CPU module.

3.3.3 FMEA of the FWP Controller Module

The FWP controller provides an interface between the main and backup CPUs and the FWP speed controller. It accepts FWP demand signals from both the main and backup CPUs. The FWP controller forwards one of the FWP demand signals (analog signals) from the CPUs based on their status. The operator can use the FWP controller as a manual control station. Other functions of the FWP controller may include monitoring, which is unrelated to the control of the DFWCS.

Figure 3-3 shows the major components of the FWP controller, and indicates that they are similar to those in Figure 3-2 for the main CPU module. The major differences between Figures 3-3 and 3-2 is that the FWP controller is an ASIC-based device and does not have analog and digital backplane buses that might accommodate more I/O devices. The FMEA for the FWP controller module is carried out similarly to that for the main CPU module.




Figure 3-3 Components of the FWP controller module

Since the FWP controller is ASIC-based, some specific ASIC-related failure modes were analyzed. They were the failure modes identified in the hazard analysis of the nuclear power plant. In addition to the component failure modes described in Section 3.3.1, the ASIC-related failure modes of the controller include the following: (1) Loss of power on (PWR_ON) signal that will halt the processor; (2) failure of the display (DISP)-controller, or the DISP-memory is visible in the display (this is only display-related and does not affect controller operation); (3) a fault in the 8051 interface to the display or the 1K dual-ported display memory, causing no writes to

display memory (again, this is only display-related and does not affect controller operation); (4) clock reference failure that will fail the controller; (5) a programmable array logic (PAL) error, which will fail some functions performed by software in the RAM; (6) a loss of RS-485 Jabber (RS-485 Jabber is not used to communicate control-function-related information and does not affect controller operation); and (7) a loss of power supply to the controller, which will cause its operation to fail.

Many failure modes of the internal components lead to a failure of the FWP controller, and, therefore, a failure of the system due to a loss of automatic control of the DFWCS. Some of the FWP controller failure modes related to the backup CPU are latent failures and do not directly affect the operation of the FWP controller. For example, if the demand input from the backup CPU fails, the normal FWP controller function will remain unaffected unless the main CPU has a problem. A few FWP failure modes lead to a failover from the main CPU to the backup CPU and more details can be found in Appendix A.

Table 3-2 summarizes the FWP controller FMEA. Again, the purpose of the table is to illustrate how to perform FMEAs using example failure modes. The detailed version is given in Appendix A.

3.3.4 FMEA of the MFV Controller Module

The hardware of the MFV controller is identical to that of the FWP controller shown in Figure 3-3. An FMEA of the MFV controller is performed similarly to that shown in Table 3-2; hence, it is not discussed here. Appendix A details the FMEA of the MFV controller.

Many failure modes of the internal components lead to failure of the MFV controller, and therefore, to loss of automatic control of the DFWCS. Some MFV controller failure modes related to the backup CPU do not directly affect MFV controller operation, and a few MFV failure modes lead to a failover from the main CPU to the backup CPU. For example, if the demand input from the backup CPU fails, the normal MFV controller function will remain unaffected unless the main CPU has a problem. These failures are latent failures.

In one situation, the FMEA revealed that the system response to a postulated failure mode differs significantly from that indicated by the plant's hazard analysis. When a failed-low MFV demand signal from the main CPU to the MFV controller occurs, the PDI controller should immediately sense the zero output from the MFV controller and take over control by becoming the manual control station for the MFRV. This constitutes a loss of the system (i.e., loss of automatic control), contrary to the description in the plant's hazard analysis which stated that this failure would lead to a failover from the main CPU to the backup CPU, i.e., not a system failure. The hazard analysis does not seem to correctly consider the timing of the associated events. When the failure first occurs, the MFV controller would pass along the failed signal.

The failed signal will be sensed by the PDI controller and sent back to the main CPU by feedback. The PDI controller senses the failed signal immediately, while the feedback to the main CPU leading to a failover has a one-second delay. Therefore, the PDI controller should take over control before there is an opportunity for the failover to the backup CPU.

Table 3-2 Illustrative examples for performing FMEA at component level of the FWP controller module.

Failure Mode	Failure Mode Detected by WDT	Failure Effects on FWP	Fails the DFWCS?	Comments
Software CCF	No	Failed	Yes	It is assumed the CCFs of software or hardware will cause undetectable failure of the FWP controller and fail the entire system.
Hardware CCF	No	Failed	Yes	This is considered an undetectable failure of the FWP controller and will fail the entire system.
The software on the FWP controller seems to be normally running but sends erroneous output	No	Failed	Yes	When the WDT no longer receives toggling signal, a flashing display will result.
Software halt (processor stops updating output)	Yes (flashing display)	Failed	Yes	This is considered an undetectable failure of the FWP controller and will fail the entire system.
The FWP microprocessor seems to be normally running but sends erroneous output (60% of total failure)	No	Failed	Yes	This is considered an undetectable failure of the FWP controller and will fail the entire system.
The microprocessor stops updating output (40% of the total failure)	Yes (flashing display)	Failed	Yes	When the WDT no longer receives toggling signal, it will cause a flashing display.
Loss of PWR_ON Signal	Yes (flashing display)	Failed	Yes	The WDT is out due to the loss of the reset signal from PWR_ON. The processor will halt. The control task stops updating outputs, and the display task stops updating display memory. All the contact outputs will be at the "Open" state. Analog outputs will go to zero mA.
Failure of the display controller or the display memory is visible in the display	Loss of display	Continued Operation	No	This isolated failure has no effect on operation and probably should be excluded from modeling.
A fault in the 8051 interface to the display or the 1K dual-ported display memory which causes no writes to display memory	Loss of display	Continued Operation	No	This isolated failure has no effect on operation and probably should be excluded from modeling.

Table 3-2 Illustrative examples for performing FMEA at component level of the FWP controller module.

Failure Mode	Failure Mode Detected by WDT	Failure Effects on FWP	Fails the DFWCS?	Comments
Clock reference failure	No	Failed	Yes	All functions of the ASIC will stop. The core block (8051 processor) will fail to execute the software. Both the WDT and display will freeze. Analog outputs will drift because the WDT has not expired.
Loss of internal bus	No	Failed	Yes	The I/O of the controller relies on the internal bus. Hence, its loss precludes any processing.
Loss of RAM	No	Failed	Yes	Software must be loaded into RAM to run it. Thus, the application software cannot run upon a loss of RAM.
Loss of BIOS	No	Failed	Yes	The I/O operations of the FWP controller rely on BIOS routines. A loss of BIOS is conservatively assumed to fail the controller and the entire system.
PAL Error	No	Failed	Yes	The failure effects of a loss of the PAL may cause loss of some of the functions performed by the software stored in RAM. This failure is conservatively assumed to fail the RAM and the controller.
Loss of RS-485 Jabber	A DFWCS trouble alarm will be actuated.	Continued normal operation	No	53MC5000 does not use the communication network to transmit control-related information. The failure effects may include loss of warning messages or date and time.
Current loop device fails (drifts) high or fails (drifts) low	No	Signal Dependent	Signal Dependent	<p>1. Both I/O signals can be in the form of current. Failures of different signals have different impacts on the FWP controller and the system. Further analysis is needed for individual signals to determine their impact on the FWP controller module and the DFWCS.</p> <p>2. Current signals also may drift. It is assumed that they eventually will drift either high or low.</p>

Table 3-2 Illustrative examples for performing FMEA at component level of the FWP controller module.

Failure Mode	Failure Mode Detected by WDT	Failure Effects on FWP	Fails the DFWCS?	Comments
Voltage signal fails (drifts) high or fails (drifts) low	No	Failed	Yes	The only voltage signal is the bias signal from the potentiometer. The FWP controller monitors the rate of the bias change, and should a pre-set limit be exceeded, the FWP controller switches to manual, which is a loss of automatic control and a system failure according to the definition in this study.
Loss of all signals from MUX	No	Failed	Yes	<ul style="list-style-type: none"> 1. The MUX is shared by all analog inputs. Loss of a signal means that the input signal becomes zero. 2. A loss of all signals indicates that the speed-demand signal ANI0 from the main CPU also will fall to zero. The failed signal will be forwarded to the turbine controller. The turbine controller will detect the failure and maintain pump speed at the pre-failure value. This is considered a system failure because of the loss of automatic control.
Loss of one signal from MUX	No	Signal Dependent	Signal Dependent	<ul style="list-style-type: none"> 1. This failure mode indicates a loss of a specific analog signal. 2. Responses to this failure depend on individual signals.
All 16 bits of A/D converter stuck at zeros or ones	No	Failed	Yes	<ul style="list-style-type: none"> 1. Since all analog outputs share the A/D converter, its loss will entail the loss of all AI. If all bits of the A/D converter are stuck at zeros (or ones), all analog inputs are assumed to fail low (or high). 2. The failed speed-demand signal will be sent to the FWP speed controller that will detect the fail-to-low (or fail-to-high) signal, and maintain the FWP speed at its pre-failure value. This is considered a system failure because of the loss of automatic control.
Random bit failure of A/D converter	No	Failed	Yes	Although the processor might detect some random failures, they are conservatively assumed undetectable.

Table 3-2 Illustrative examples for performing FMEA at component level of the FWP controller module.

Failure Mode	Failure Mode Detected by WDT	Failure Effects on FWP	Fails the DFWCS?	Comments
Output of A/D converter fails high or low	No	Failed	Yes	<p>1. Since all analog outputs share the A/D converter, its failure will generate a failure in all outputs.</p> <p>2. Failure of the A/D indicates a failure of the ANO0 demand signal. The failed signal will be sent to the FWP speed controller that will detect the fail-to-low (or fail-to-high) signal, and maintain the FWP speed at its pre-failure value. This is considered a system failure because of the loss of automatic control.</p>
Drifting output of A/D converter	No	Failed	Yes	It is assumed that the drifted input will eventually drift high or low, and the effects of failure are the same as fail high or fail low, as shown above.
Loss of all output signals from DEMUX	No	Failed	Yes	Loss of a signal means that the signal becomes zero. The DEMUX is shared by all analog output signals.
Loss of one output signal from DEMUX	No	Signal Dependent	Signal Dependent	<p>1. This failure mode indicates a loss of a specific analog signal.</p> <p>2. Responses to this failure depend on the individual signals.</p>
Loss of address logic	No	Failed	Yes	Loss of address logic is conservatively assumed to be undetectable.
Loss of output buffer	No	Failed	Yes	All digital I/O requires the buffer.
Loss of input buffer	No	Failed	Yes	It is conservatively assumed that a loss of the input buffer will cause a loss of all digital input, and the FWP controller will fail without being detected.
Failure to operate or false operation of solid-state switch	No	Signal Dependent	Signal Dependent	A solid-state switch carries a digital I/O signal. See the discussion of this failure mode for the main CPU module.
Loss of power supply	No	Failed	Yes	<p>1. All analog outputs fail to zero.</p> <p>2. All digital outputs fail to open status.</p>

3.3.5 Considerations on the BFV Controller and the PDI Controller in the Reliability Model

As discussed in Section 3.2, the BFV controller and the PDI controller are not included in the reliability model of the DFWCS. This section discusses the reasons for their omission.

The BFV controller constitutes the interface between the main and backup CPUs and the bypass feedwater-regulating valve (BFRV). Similar to the MFV controller or the FWP controller, the BFV controller receives the analog demand signals from the CPUs, and passes one of them to the positioner of the BFRV based on the status of the CPUs. The BFV controller can be in automatic or manual mode, and status information from the BFV controller will be sent back to both CPUs. The major signals from the CPUs to the BFV controller are the demand signal and the CPU status signals.

The reliability study of the DFWCS focuses on its operation in the high-power mode. In this mode of operation, the BFRV, controlled by the BFV module, is normally closed. Due to the small capacity of the BFRV, even if the BFV controller fails in such a way that the BFRV is fully open, the DFWCS is expected to easily compensate for this additional feedwater flow. Thus, the failure of analog demand signals from the BFV controller is not expected to significantly affect DFWCS operation.

This study defined the loss of automatic control by the DFWCS as a system failure. Therefore, the failure of Automatic/Manual (A/M) status output from the BFV should be evaluated. According to the control algorithm of the main and backup CPUs, when the BFV A/M status becomes manual⁽³⁾, demand signals received by the CPUs from the MFV and BFV controllers will be sent back to these controllers, respectively. This implies a loss of automatic control of the DFWCS. Hence, the failure of the signal containing the BFV A/M status is relevant to the reliability model. The failure of this BFV A/M status can be accommodated easily in the failure analysis of the BFV A/M status input to the CPUs. Therefore, an explicit BFV controller model is not necessary because the failure of the A/M status can be included in the FMEAs for the CPUs.

The PDI controller normally displays the differential pressure across the MFRV. Its more important function is to monitor the demand output from the MFV controller. If this demand fails to zero, the PDI automatically takes over control from the MFV controller, and becomes a manual control station for the MFRV.

One concern about the PDI controller is whether it can successfully take over the MFV controller when required to do so. However, according to the definition of system failure used in this study, since the PDI controller must be manually controlled after taking over the MFV controller when the MFV demand fails to zero, the takeover of the PDI already denotes a system failure

⁽³⁾ For the controlling (Main) CPU, there are two types of tracking in high-power mode: (1) In case of detection of deviation of some signals by the CPU (e.g., the MFV controller demand feedback to the controlling CPU) or indication of CPU failure by the MFV controller, the CPU will enter a tracking mode. In this case, the digital outputs that indicate high-power mode, lower power mode, bypass mode, and override mode all will become false. The CPU will send demand signals received from MFV, BFV, and FWP back to these controllers. (2) If the A/M status of the MFV (or FWP) becomes manual, the CPU will send the MFV (or FWP) the demand signal received from the MFV (or FWP) back to the MFV (or FWP) controller. If the BFV controller becomes manual, the demand signals received from the MFV and the BFV will be sent back to them, respectively. In both tracking modes, the digital status signal of the CPU will not change, e.g., the MFV controller cannot detect that the Main CPU is failed when it is tracking.

due to a loss of automatic control. Therefore, no matter whether the PDI can take over automatically or not, a system failure is considered to have occurred when the MFV demand output fails to zero. Whether the PDI controller takes over or not is no longer relevant in this study.

A second concern is a false takeover of the MFV controller by the PDI when the MFV is normally controlling. This action by the PDI controller will very likely open the MFRV to the maximum, causing an overflow of feedwater and failing the system. A false takeover may be either due to the PDI incorrectly detecting a loss of the MFV demand, or the demand output from the PDI (which will be summed with the MFV demand output) fails to high. Therefore, the impacts of false takeover by the PDI controller are relevant. This failure also can be incorporated into the failure analysis of the MFV controller's demand output since the failure of this input produces the same results.

Given the definition of system failure used by this study and that the DFWCS is considered to be in the automatic high-power mode, the BFV controller and the PDI controller do not necessarily need to be modeled to evaluate the reliability of the DFWCS, provided that the most important failure impacts of their failures, discussed above, are included in the FMEAs of other modules. These FMEAs then can be used to construct the reliability model of the DFWCS. This issue is discussed further in Section 4.4.

3.3.6 FMEAs of Other Components

Sensors and Transmitters

The software of a CPU determines whether sensor inputs are valid by checking for OOR or high rate of change conditions, and uses different logic to process signals accordingly, depending on the type of sensors and the validity status of the signals. This represents the capability of the CPU to detect abnormal conditions of the sensor signals. For example, if the two feedwater flow signals are valid, then they are compared to determine if they deviate significantly. If there is no large deviation, then the average value of the two signals is used in control calculations. If one signal is invalid, then the status of the other CPU is checked. If the status of the backup CPU remains good, the main CPU will fail itself and let the backup CPU take over because the automatic control can still be maintained if the invalidity of the signal is caused by certain failures in the main CPU, not by the sensor or the transmitter.

In some cases, a signal failure may not be detected as being invalid by the CPUs, resulting in a large deviation between the two redundant signals. Since the CPUs share the sensors and transmitters, both CPUs will register a large deviation, no failover will take place, and control will continue with incorrect sensor input. Therefore, the system is likely to have failed. In this study, failure of a sensor is assumed to be detectable by the CPU's OOR detection capability, and the signal is considered invalid. From this assumption, individual sensor or transmitter failures may cause a failover, but will not cause a system failure. This will be further discussed in Chapter 4.

Feedwater Flow Sensor and Transmitters

Loss of one sensor or transmitter, i.e., signal fails high or low (note a loss of the signal would be treated as the signal fails low), will cause the main CPU to failover, and the backup CPU should use the signal from the remaining transmitter after taking control. Loss of both of feedwater flow sensors or transmitters will switch the control from 3-element to 1-element control.

Feedwater Temperature Sensors and Transmitters

Feedwater temperature signals are not used during high-power operation; therefore, their failures do not affect the system. Accordingly, the reliability models do not cover failure of such sensors and transmitters.

Steam Flow Sensors and Transmitters

Loss of one sensor or transmitter will cause the main CPU to failover, and the backup CPU should take over control and use the remaining signal. Loss of both sensors or transmitters will switch the control from 3-element to 1-element control.

Neutron-Flux Sensors and Transmitters

During full power, loss of either sensors or transmitters will be detected, the high-to-low power transfer will be inhibited, and otherwise, the system will continue its operation. Loss of one sensor or transmitter has no effect on system operation.

Steam Generator Level Sensors and Transmitters

Loss of one sensor or transmitter will be detected by both CPUs, and control will continue with the remaining signal. Therefore, loss of both signals is required to fail the system.

DC Power Supplies and 120v AC Buses

The main and backup CPUs each have a dedicated direct current (DC) power supply powered by a 120v alternating current (AC) bus, while the controllers share two redundant DC power supplies each powered by a 120v AC bus. For the CPUs, loss of power supply is indicated by a CPU digital output. Insufficient information is available to determine how this indication is implemented after a loss of power supply although the possible mechanism can be postulated. This digital output has two failure modes, i.e., failure to provide loss of power signal and false generation of loss of power signal. In this study, in order to reduce the total number of failure modes that need to be analyzed, the failure of the CPU power supplies was modeled by adding its failure rate to the latter failure mode, since both of these will have the same effect on system operation. Likewise, the CCF of the DC power supplies and AC buses for the CPUs are included in the CPU CCF event. For the controllers, common-cause failures of the DC power supplies are assumed to be dominant and are explicitly included in the reliability model.

MFV Positioners and Turbine Controller

Both the MFV positioner and the turbine controller are digital devices. For example, the MFV positioner is a microprocessor-based current-to-pneumatic device, and converts the input current signal from the MFV controller to a pressure signal that positions the MFRV. Its failure would result in a system failure. However, these devices were not modeled in this study due to insufficient available information on their design and operation.

3.4 Discussion and Limitations of the Generic Approach

The summarized FMEAs of the DFWCS modules and other DFWCS components afford several observations: (1) many failure modes of components of modules will not fail the system; (2) the impacts of different failure modes for a specific component may be very different from each other; (3) the failure impacts of the same failure modes of the same components on different modules can be significantly different; and (4) fault-tolerance features implemented via specifically designed hardware (e.g., an external WDT) or hardware redundancy (e.g., the main CPU and the backup CPU), or application software, play a vital role in determining the effect of each component failure mode on its respective module and on the entire system. Note, however, that fault-tolerance features may also have a negative impact on the reliability of digital systems if they are not designed properly or fail to operate properly.

The proposed FMEA approach and its implementation make the following simplifying assumptions: (1) drifted analog signals are assumed to eventually drift high or low and can be merged with the failure modes of signal fails high or low, which will be further discussed in Chapter 4, and (2) only one failure mode is assumed for some components, such as the ISA bus, RAM, ROM, BIOS, flash disk, serial port, address logic, and buffer. The only failure mode for these components is the loss of the component. Furthermore, in most cases, their failure impact on the module was considered as an undetected failure due to difficulty in precisely evaluating the impacts. For example, some of the lower level failure modes of memory may be detectable, while some other failure modes are not. This is an issue that can be addressed using the concept of coverage. More detailed modeling, such as through the use of fault injection analysis, as discussed in the next paragraph, is needed to determine if lower level faults can or cannot be detected. While a more systematic treatment of the detectability of component failure modes is desirable, it should also be recognized that detectability of a failure mode is design specific and coverage values obtained for one system will often not be applicable to other systems.

Other assumptions made in this study include: (1) a component can only fail to one of its failure modes and (2) failures of different components are independent of each other whether or not these components are physically wired together, i.e., individual failures are localized. For example, a failure of component A can be propagated to component B to which component A is connected, but this does not introduce a new failure of component B. The former assumption probably can be relaxed by reviewing failure experience and modeling the physics of failure of the components (i.e., considering root causes of failure, such as fatigue and fracture, to study the physical processes that bring about failures), an up-front approach adopted in many countries [Pecht 1994]. The latter assumption is due to lack of design details. If the design details are available, then the assumption may not be necessary because whether or not a failure is localized can be determined manually or by performing supporting analyses using tools, such as fault injection methods. Elks [2008] discussed use of fault-injection method to study the dependability of a digital system by modeling its internal logic in detail, and applied the method to estimate the coverage of the main CPU. This method might be useful for refining the FMEAs of this study. Using the detailed model of a digital system/component considered in a fault injection method, the effects of non-localized failures can be accounted for. The completeness of the failure modes also is an issue. Clearly, the role that failure modes and the associated data play in studies such as this is vital. There are very few public references that describe failure modes of generic digital components and the associated distributions of failure

modes (mainly [RAC 1997b] and [Meeldijk 1996]). Refined definition of failure modes of digital components and associated data are desirable, and further efforts in this area are needed.

Due to the flexibility, variety, and complexity of digital systems, the difficulties in performing FMEAs at the proposed levels also are obvious. The previous description of the FMEA process requires a thorough knowledge of digital systems and their associated components, as well as specific design information on the particular digital system to be analyzed. While it is not a straightforward task to gain a detailed understanding of underlying principles of digital systems/components, i.e., the principles of generic digital components and physical meanings of their failure modes and their potential effects, the more difficult part in the analysis is acquiring and using design information of the specific digital system. The design information is system specific, and must be collected and reviewed extensively to undertake the FMEAs of the system. The FMEAs summarized in Sections 3.3.1 through 3.3.6 were mainly accomplished manually and a significant effort was expended in doing so. The system designers certainly will have the necessary design information but may not perform the detailed analysis performed in this proof-of-concept study. The automated FMEA tool provides an efficient way of making use of the design details to examine system responses to combinations of postulated failures.

The FMEAs for the DFWCS identify the component failure modes that individually result in (or are assumed to result in) system failure (examples are provided in Tables 3-1 and 3-2). However, the sum of the failure probabilities for these failure modes only represents a part of the overall DFWCS failure probability. There are several latent failures for each DFWCS module. Although a single latent failure does not affect system operation, combinations of more than one may fail the entire DFWCS. Therefore, these latent failures necessitate further analyses that may be prohibitive because the impacts on the system of combined latent failures must be assessed and the number of combinations is extremely large. To resolve this problem, Chapter 4 proposes an automated tool that can support FMEAs, given the failure modes of the individual components of the modules. This tool takes advantage of the availability of the source code of the CPUs and controllers.

4. AN AUTOMATED TOOL OF PERFORMING FMEA FOR DIGITAL SYSTEMS

In Chapter 3, an approach was proposed for undertaking failure modes and effects analyses (FMEAs) of digital systems. The approach was illustrated by analyzing the failure modes of individual components of the digital feedwater control system (DFWCS) modules. This chapter describes a software tool that adapts this approach to the DFWCS and automates the process of determining the failure impacts on the system of individual failure modes and of different combinations of component failure modes. The results of the software tool for the individual failure modes were compared with the results of the manually performed FMEA to resolve any differences. The updated FMEA results (for individual failures only) are shown in Appendix A. The FMEA of all the double- and triple-failure sequences was performed using the automated tool, while some random verification was done manually. A failure sequence is defined here as a failure mode of an individual component or a combination of such failure modes that take place in a particular order. The order in which the failure modes occur can make a difference in the effect on the system. The failure sequences that fail the system (which are analogous to "ordered" cutsets) were identified using the automated tool. Although an automated tool is used, the method applied is still referred to as "traditional," since it does not attempt to explicitly model the interactions between the DFWCS and the plant physical processes. The quantification of the failure sequences is discussed in Chapter 7, and is based on failure parameters given in Chapter 6.

4.1 The Advantages of Using an Automated Tool for Evaluating Failure Effects

In the DFWCS, only the central processing units (CPUs) have redundancy, i.e., the main and backup CPUs that use identical software and hardware are redundant to each other. The functions of the controllers primarily are to forward control demands received from the CPUs, and provide some status signals back to the CPUs. Fortunately, the Microlink communication of the DFWCS does not affect the control function of the DFWCS and so does not have to be included in the DFWCS reliability mode; this greatly reduces the effort required to study the couplings and interactions between different modules. Nevertheless, the remaining complexity of the DFWCS raises difficulties in implementing the generic FMEA approach described in Chapter 3. The major difficulties in implementing the proposed FMEA approach are listed below.

1. An in-depth understanding is required of both generic digital systems and the information on the specific software and hardware design of the digital system, as indicated in Chapter 3. Considerable effort is required to gain this knowledge, especially about the specific design of a digital system.
2. Determining the impacts of a specific failure mode on the modules or system is not straightforward. According to the proposed FMEA approach in Chapter 3, the effect of each failure mode on the signal(s) associated with the failed component should be assessed first. Because the components of the entire system are connected by pathways that transfer the signal(s) throughout the system, the responses of the modules and the system to the failure-affected signal(s) must be determined based on detailed analysis of the software and hardware logic, which is a time-consuming process.

3. The system response to a failure also depends on fault-tolerance features that are difficult to capture because they involve the timing of the failure and because signals may be coupled to each other.
4. Even if it were practical to determine the effects of failure of individual component failure modes, there is still the issue of multiple latent failures for each module, as discussed in Chapter 3 and shown in Appendix A. Since a latent failure does not by itself cause system failure, the impact of combinations of failure modes on the system must be evaluated. Considering the number of potential combinations and complexity of interactions between modules, manually implementing the proposed FMEA would be extremely difficult, if not impossible. FMEAs of failure sequences may be more intractable because different orders of failures might entail different system responses.

This study describes an automated tool to support the FMEAs of the DFWCS that offers a practical solution to these issues. In addition, the conceptual development of the automated FMEA tool implementing the approach in Chapter 3 is offered as a general methodology for addressing the complexity of undertaking FMEAs of digital systems in future reliability assessments of such systems.

4.2 An Automated Tool for Evaluating Failure Effects

Essentially, the FMEA tool is a software platform developed from the original source code of the CPUs, and from re-creating the controller software that interfaces with input and output (I/O) variables that represent physical connection signals between the modules, the system, and the controlled process. Inputs to the automated tool are sequences of component failure modes whose effects on the system are determined by the automated tool. To evaluate the impacts of a given sequence, its effects upon associated signals are determined first, based on the FMEA of Chapter 3. For example, component failure modes and their impacts on associated signals are listed in Section 3.3.1 for the main CPU module, and more detailed descriptions of the impacts are given in the comment column of Table 3-1. Then, the software variables representing these signals are modified accordingly and used in simulating the sequence. The simulation propagates the faulted signal(s) of the associated components by executing the software representing the interconnected modules. The impacts of the postulated component failures on the modules and the system are represented by the values of the signals the modules and system process, and therefore, the interactions between the components modeled can be captured by the automated tool. Although the simulation propagates the component failures through all the modules, the module level impacts of Figure 3-1 are not extracted because only system level impacts are of interest. Rules are developed as part of the automated tool, based on the definition of system failure and the status of both CPUs and controllers, such that the system status, i.e., the system response, can be determined automatically. The rules ensure the automatic resolution of whether or not the simulated sequence would result in a system failure.

4.2.1 Scope of the Automated FMEA Tool

The DFWCS consists of the following modules: the main CPU, the backup CPU, the main feedwater valve (MFV) controller, the bypass feedwater valve (BFV) controller, the feedwater pump (FWP) controller, and the pressure differential indicating (PDI) controller. The main and the backup CPUs receive analog input signals from plant sensors and from the controllers. An

external watchdog timer (WDT) monitors each CPU. The digital input signals to each CPU mainly are from the controllers and the other CPUs. The CPUs send analog demand signals and some digital signals to the controllers that, in turn, forward those demand signals to the positioners and the turbine controller, which interpret the demand signals and directly control the main feedwater regulating valve (MFRV), the bypass feedwater regulating valve (BFRV), and the FWP. Chapter 3 explained why it is unnecessary to model the BFV and the PDI controllers. Therefore, the automated FMEA tool consists of the software implementation of the modules for the main CPU, backup CPU, MFV controller, and FWP controller. Also modeled are the functions of the external WDTs for the main and backup CPUs. The scope of the development of the tool also covers the modeling of the failures of sensors and direct current (DC) and alternating current (AC) power supplies.

The FMEA tool is fully automated and able to generate sequences of failure modes, evaluate the responses to them of the components/modules along the signal's pathway, and, ultimately, determine whether system failure occurs. Therefore, developing and applying the automated tool requires: (1) integrating different modules to reproduce all signal pathways, (2) determining the I/O signals of DFWCS modules, (3) establishing a base case using operational data, (4) considering timing issues, (5) defining failure modes using software variables, (6) determining failure effects on modules and the entire system based on system failure criteria consistent with the top event definition, and (7) generating failure sequences. As discussed in Section 4.4, the model does not include the controlled process that interacts with the DFWCS.

4.2.2 Integrating Modules into the Automated FMEA Tool

The automated tool is written in the C language, the same language used for the CPUs, so that the CPU source code can be used directly. The controller software is in a proprietary language that must be converted to C language. Different modules of the DFWCS are integrated into a single software of the automated tool. Although these modules are executed sequentially in the software platform, the order and timing of data exchange are followed as strictly as possible to more realistically simulate the independent execution of software on different processors. Each cycle of the controller software takes 50 milliseconds (ms), and its maximum overrun time does not exceed 110 ms. The cycle time of the CPU software is 100 ms and must not exceed 110 ms. In the automated tool, the controller software are executed every 50 ms, and the control software of the main and the backup CPUs are executed every 100 ms. Figure 4-1 is a flowchart of the automated tool. As assumed in Chapter 3, a failure is permanent and only occurs during the system's steady-state operation. It is noted that the simulation will stop when all outputs (digital and analog) of modules are stabilized after applying the final failure mode.

After starting the simulation, some time elapses before the system initializes all of its modules. Once the system reaches a stable operating point, i.e., a steady state, the simulation of a failure sequence begins. It is noted that the main and the backup CPUs not only obtain input data from the plant and controllers, but they also exchange data. In the real DFWCS system, all of the CPU and controller modules should be running in parallel using the specific data acquired for them. In the integrated automated tool, all of the CPU and controller modules have to be executed sequentially. To mimic the parallel execution of two physical modules and avoid the premature exchange of data, in the simulation the main CPU does not update its outputs until the backup CPU module has been executed, as shown in Figure 4-1. Both the main and the backup CPU application software are run every 100 ms in the automated FMEA tool, and after that, the controller modules are executed.




Figure 4-1 Flowchart of the automated FMEA tool

Some updated outputs of the main and the backup CPUs are inputs to the MFV and the FWP controllers, which run sequentially but do not have their outputs updated until after execution of both controller modules, is completed since they also run in parallel physically, as illustrated in Figure 4-1.

After running all of the modules, the system outputs will be examined by comparing them to the corresponding outputs in previous time steps. If the outputs (other than the toggling signals to the WDTs) change, then this indicates that the failure propagation should be continued by repeatedly executing the CPU and controller modules. If the outputs (other than the toggling signals to the WDTs) stay the same for a certain number of consecutive runs of all the modules, a new post-failure steady state is considered to be reached. Whether the system fails can be determined by using a set of defined failure criteria (discussed in Section 4.2.6) to evaluate the final outputs.

4.2.3 I/O Signals of the DFWCS Modules

Another important facet of the automated tool is to determine how component failure modes affect physical signals, and apply the failure modes by modifying software variables representing physical signals. The interconnections between modules are characterized by analog and digital input and digital output signals. The input signals are identified for the DFWCS modules in Tables 4-1 through 4-6, and the corresponding output signals are identified in Tables 4-7 through 4-12.

Analog signals to the CPUs mainly include measurement inputs from the plant sensors and demand signal feedback from the controllers. The analog inputs and analog outputs of the main CPU are identical to those of the backup CPU. The tool uses the same set of sensor input data that represent the plant operating conditions because it does not include a model of the controlled process. The same inputs are used through the entire simulation unless the failure sequence includes a failure of input; then the failure is applied to the specific input.

It is noted that the original software of the CPUs performing the control function does not validate outputs from range checking of output signals. The basis for the output ranges of the main CPU (Table 4-7) is the input ranges for these signals that are fed back from the controller.

If the demand signals to the controllers are out of range, their software simply clamps the values of the signals and continues to forward these demands.

Usually, the digital signals of the original software are used to represent the status information of modules. The only difference between digital signals of the main and the backup CPUs is the CPU identification that basically informs the CPU whether it is the main or the backup. Table 4-1 has detailed descriptions of analog inputs to the CPUs, along with the unit, range, and initial values of the corresponding signals.

The automated tool includes all these signals and their associated pathways. Thus, running the tool ensures that the system response to any failure sequence can be accurately obtained.

Table 4-1 Analog input signals to the main and backup CPUs.

Input	Description	Units	Range	Initial Value	Source of Initial Value
FW Temp1	Feedwater temperature	Degrees F		435.62 °F	8204mn.txt ⁽⁴⁾
FW Temp2				435.62 °F	8204mn.txt
FW Pump Bias	Bias for FWP demand	Volts	0V to 5V	-1.05% (converted to 2.47V)	8204mn.txt
OSG Signal	MFV demand from other steam generator (S/G)	Percentage	-25% to 100%	91.40%	8204mn.txt
FWP Signal	Feedback of FWP controller output	Percentage	0% to 100%	Feedback	N/A
LVDT1		Percentage	0% to 100%	87.63%	8204mn.txt
LVDT2				87.63%	8204mn.txt
Feedwater Differential Pressure1	Pressure differential across MFRV	Pounds	0 lb to 300 lb	116.67 lb	8204mn.txt
Feedwater Differential Pressure2				109.05 lb	8204mn.txt
S/G Level1	S/G reservoir level	Percentage (this value is converted from inches)	0% to 100% (at input); during later processing, there is a range of -20" to 20" (53.6% to 75.8%)	0.74" (converted to 65.13%)	Level set-point is selected as level input.
S/G Level2				0.70" (converted to 65.11%)	
Feedwater Flow1	Feedwater flow rate	Amps (A) (this value is converted from a percentage)	0.004A to 0.02A	99.25% (converted to 17.43 milliamperes (mA))	8204mn.txt
Feedwater Flow2				99.15% (converted to 17.40mA)	8204mn.txt

⁽⁴⁾ This file contains information on set-points and input which is apparently from a dump of live system data from the plant whose DFWCS was the primary basis for the model developed in this study.

Table 4-1 Analog input signals to the main and backup CPUs.

Input	Description	Units	Range	Initial Value	Source of Initial Value
Steam Flow1	Steam flow rate	Amps (this value is converted from a percentage)	0.004A to 0.02A	99.92% (converted to 17.61mA)	8204mn.txt
Steam Flow2				98.55% (converted to 17.24mA)	8204mn.txt
Reactor Flux1	Reactor neutron flux	Percentage	0% to 125%	99.92%	8204mn.txt
Reactor Flux2				99.70%	8204mn.txt
Level Set-Point	S/G reservoir level set-point	Volts (V) (this value is converted from inches to a percentage, and then from percentage to voltage)	1V to 5V	0.72" (converted to 65.12% and then to 3.60V)	8204mn.txt
BFV Signal	Feedback of BFV controller output	Percentage	0% to 100%	Feedback	N/A
MFV Signal	Feedback of MFV controller output	Percentage	-25% to 100%	Feedback	N/A

Table 4-2 Digital input signals to the main and backup CPUs.

Input	Description	Meaning	Initial Value
BFV Automatic/Manual (A/M)	BFV controller A/M status	true = auto false = manual	True
MFV A/M	MFV controller A/M status	true = auto false = manual	True
FWP A/M	FWP controller A/M status	true = auto false = manual	True
ReactorTrip	Reactor tripped status	true = tripped false = not tripped	False
CPU Identification (CPU_ID) ⁽⁵⁾	Main or backup processor	true = main false = backup	True
Turbine Trip	Turbine tripped status	true = tripped false = not tripped	False

⁽⁵⁾ The digital inputs to the Backup CPU are identical to those to the main CPU, except that the CPU_ID signal is false.

Table 4-2 Digital input signals to the main and backup CPUs.

Input	Description	Meaning	Initial Value
Main CPU Failed	Main CPU failure status from MFV controller	true = failed false = not failed	False
Backup CPU Failed	Backup CPU failure status from MFV controller	true = failed false = not failed	False
Time Sync	Time synchronization	false = do nothing	False
Bypass Flux1	Bypass Flux1 keyswitch (can be used to manually bypass Flux1 Analog Input)	true = bypass input false = do not bypass	False
Bypass Flux2	Bypass Flux2 keyswitch (can be used to manually bypass Flux2 Analog Input)	true = bypass input false = do not bypass	False
No Fail in Other	Whether there is failures in the other CPU	true = no failures false = failure	True
Deviation in Other	Whether there is deviation in the other CPU	not used in control software	False
Levels in Other	Whether both S/G level signals in other CPU are valid	true = one or both levels invalid false = both levels valid	False
Flows in Other	Whether steam and feedwater flow rate signals in other CPU are valid	not used in control software	False

Table 4-3 Analog input signals to the FWP controller.

Input	Description	Units	Range, revolutions per minute
Main Pump Demand	Pump demand signal from main CPU	revolutions per minute	0 to 5400
Bias	Bias offset input (from manually controlled potentiometer)	revolutions per minute	-5400 to 5400 (set based on fixed ratio of Bias DC Voltage output in simulation, normally 0)
Backup Pump Demand	Pump demand signal from backup CPU	revolutions per minute	0 to 5400

Table 4-4 Digital input signals to the FWP controller.

Input	Description	Meaning	Initial Value
BackupPwrFail/Test	Backup CPU status indicator	true = No failure false = Failure	True
BackupCpuFail	Backup CPU status indicator	true = Failure false = No failure	False
MainPwrFail/Test	Main CPU status indicator	true = No failure false = Failure	True
MainCpuFail	Main CPU status indicator	true = Failure false = No failure	False

Table 4-5 Analog input signals to the MFV controller.

Input	Description	Units	Range. %
MainDem	MFV demand signal from main CPU	Percentage	-25 to 100
BackupDem	MFV demand signal from backup CPU	Percentage	-25 to 100

Table 4-6 Digital input signals to the MFV controller.

Input	Description	Meaning	Initial Value
BackupPwrFail/Test	Backup CPU status indicator	true = No failure false = Failure	True
BackupCpuFail	Backup CPU status indicator	true = Failure false = No failure	False
MainPwrFail/Test	Main CPU status indicator	true = No failure false = Failure	True
MainCpuFail	Main CPU status indicator	true = Failure false = No failure	False

Table 4-7 Analog output signals of the main and backup CPUs.

Output	Description	Units	Range, %
FWP Demand	FWP demand	Percentage	0 to 100
MFV Demand	MFV demand	Percentage	-25 to 100
BFV Demand	BFV demand	Percentage	0 to 100
TP1	test point 1	N/A	N/A
TP2	test point 2	N/A	N/A

Table 4-8 Digital output signals of the main and backup CPUs.

Output	Description	Meaning
WDT	WDT control signal	toggles to prevent watchdog failure
CpuFail	Whether the system failed	True = not failed False = failed
HiPwrMode	Whether the system is in high-power mode	True = in high power mode False = not in high power mode
Xfering	Whether there is a power transfer	True = transferring False = not transferring
LoPwrMode	Whether the system is in low-power mode	True = in low power mode False = not in low power mode
BfvOr	Whether the bypass feedwater valve is in override mode	True = override mode False = not override mode
DevToPc	Whether there is a deviation to the plant computer	True = deviation False = no deviation
XferInhibit	Whether the transfer is inhibited	True = transfer inhibited False = transfer not inhibited

Table 4-8 Digital output signals of the main and backup CPUs.

Output	Description	Meaning
NoFailures	Whether the CPU has detected a failure	True = no failures False = failure
NoDevs	Whether the CPU has detected a deviation	True = deviation False = no deviations
LvlsGood	Whether both level inputs are valid	True = one or both signals invalid False = both signals are valid
FlowsGood	Whether the steam and feedwater flow rate inputs are valid	True = one or more signals invalid False = all signals are valid

Table 4-9 Analog output signals of the FWP controller.

Output	Description	Units	Range
PumpSig	Pump demand signal	Milliampere	4 – 20 mA
BiasOut	Voltage output level for bias setting	Milliampere	Fixed at 0.5 mA

Table 4-10 Digital output signals of the FWP controller.

Output	Description	Meaning
AMStatMain	A/M status indicator to main CPU	True = Auto False = Manual
AMStatBackup	A/M status indicator to backup CPU	True = Auto False = Manual

Table 4-11 Analog output signals of the MFV controller.

Output	Description	Units	Range,%
MFVSig	MFV demand signal	Percentage	-17 to 100
SgSetpoint (not used)	N/A	N/A	N/A

Table 4-12 Digital output signals of the MFV controller.

Output	Description	Meaning
AMStatMain	A/M status indicator to main CPU	True = Auto False = Manual
AMStatBkup	A/M status indicator to backup CPU	True = Auto False = Manual
BkupCpuFailed	Indicates whether MFV has detected a failure of the backup CPU	True = Failure False = No failure
MainCpuFailed	Indicates whether MFV has detected a failure of the main CPU	True = Failure False = No failure

4.2.4 Establishing a Base Case Using Operational Data

A base case of the DFWCS must be developed that represents the normal operating parameters of the system during full power operation. Although a plant model is unavailable for this study, the base case should normally be created using the operational data from the plant. The "Initial Value" column of Table 4-1 contains a set of data from the operation of the DFWCS in high-power mode (the units of the operating data are given in Table 4-1). The tool must convert them into input signals, whose range is given in the "Range" column of that table, before the CPU software can recognize them. There was no available information about how these conversions are accomplished. By reading the source code of the CPUs, and seeing how the software reads and interprets the input signals, it was determined how plant data are converted to input signals to the software. For example, in the CPU software, the input signals for flows apparently are given in terms of electrical current (between 4 and 20 mA).

The software converts flow signals into a percentage using $x_{\%} = \frac{\sqrt{|x_I - 0.004|}}{0.0011676}$, where x_I is the flow signal in Amperes, and $x_{\%}$ is given in the operating data. Therefore, converting the input feedwater and steam flows (in percentages) to quantities read by the software is

$$x_I = (0.0011676 \cdot x_{\%})^2 + 0.004$$

For inputs other than flows, where the units are Volts or Amps, the following formulae are used to convert from percentages to the units that the software of the CPUs expects to receive.

FWP Bias: (linear conversion from -100% to 100% ($x_{\%}$) to 0V to 5V (x_V))

$$x_V = 0 + \left(\frac{x_{\%} - (-100)}{100 - (-100)} (5 - 0) \right) = 5 \frac{x_{\%} + 100}{200}$$

S/G Level Setpoint: (linear conversion from 0 to 100% ($x_{\%}$) to 1V to 5V (x_V))

$$x_V = 1 + \left(\frac{x_{\%} - 0}{100 - 0} (5 - 1) \right) = 4 \frac{x_{\%}}{100} + 1$$

In addition, the inputs on the S/G level to the CPUs are in percentages, but the operational data is given in inches, so that the conversion listed below is needed.

S/G Level: (linear conversion from -116.5" to 63.5" (x_{in}) to 0% to 100% ($x_{\%}$))

$$x_{\%} = \left(\frac{x_{in} - (-116.5)}{63.5 - (-116.5)} \right) (100 - 0) = \frac{x_{in} + 116.5}{1.8}$$

These conversions are programmed into the automated tool as an interface between operational data and the CPU software of the DFWCS. The column "Initial Value" of Table 4-1 lists the values of analog inputs to CPUs from the plant. Table 4-2 shows the initial status of the CPU digital signals; the CPU outputs initialize the controllers.

At the start of the simulation, this set of initial values is the input to the main and the backup CPUs. After reaching the corresponding steady state of the system, the failure modes of a sequence are applied automatically by changing the corresponding variables in the software. The simulation will continue to run until the system achieves a steady state.

4.2.5 Timing Issues Addressed in the Automated Tool

This study expended considerable effort addressing problems in timing, including considering execution cycles and built-in delays of the CPU software and controller software, and the order in which failures are introduced. More specifically, the following features also were incorporated in the tool: (1) built-in timers were put in the original source code for the CPUs, such as a 1-second delay for the CPU failover and 10-second delay for CPU initialization; (2) the external WDT of each CPU was modified so it can cause the failover to a healthy CPU if it has not detected the toggling signal from its associated CPU for more than 500 ms; and (3) the flexibility of the tool was extended to permit the application of multiple failures in different orders to evaluate their impacts. These features provide a realistic representation of the DFWCS.

performance under failure conditions, given a fixed set of plant sensor input data (since the controlled process is not modeled). Other features of digital systems, such as internal diversity and self-healing, in general, can also be captured when developing the FMEA tool.

4.2.6 Criteria for Automatically Determining System Failure

As discussed in Chapter 1, failure of the DFWCS is defined as a loss of automatic control; Chapter 3 defined the failure modes of DFWCS modules. Accordingly, system failure can be defined in terms of the states of these modules. In the DFWCS, the automatic control (demand calculation) is performed by the main or backup CPU. During normal operation, one of the CPUs is controlling and the other is tracking. The system becomes "failed" if a controller switches to manual mode or the demand output from a controller is incorrect. In some cases, based on the manually performed FMEA, an individual failure directly results in a system failure and does not need to be evaluated/simulated using the FMEA tool. Based on the definition of system failure and an understanding of DFWCS operation, a set of rules was created for the tool to automatically determine whether a system failure occurs given each sequence of failures.

The DFWCS is considered failed if any of the following conditions is encountered:

1. Both the main and the backup CPUs are failed. When both CPUs fail, the system will fail due to loss of automatic control. The DFWCS may or may not automatically detect failures of the CPUs; in either case, the system must be manually operated.
2. The main and the backup CPUs have been tracking for longer than one second. When both CPUs are in tracking mode, the controllers switch to manual mode, resulting in a loss of automatic control.
3. The MFV controller and/or the FWP controller switch to the manual mode, resulting in a loss of automatic control.
4. The MFV controller and/or the FWP controller stop using the demand signal (based on the CPU status signals they receive) from the controlling CPU for at least one second⁽⁶⁾. Thereafter, the controller uses demand signals from the tracking CPU, instead of the controlling CPU. A CPU in tracking status simply forwards the demand signals received from the controllers back to them again, which means automatic control is lost.
5. The demand output of the FWP controller fails either low or high. This is a conservative rule based on assuming that the turbine controller will take over the FWP controller immediately after it detects the fail high or fail low of the FWP demand. This is particularly relevant for the latter event because it will cause the pump to fail, and needs to be rectified immediately.
6. The MFV controller output fails low, causing a takeover by the PDI controller. The PDI controller becomes a manual control station after this automatic takeover, thereby resulting in a loss of automatic control.

⁽⁶⁾ The reason to have this rule is illustrated using the FWP controller as an example. If one of the main CPU status signal inputs to the FWP controller changes to "failed," the FWP controller will stop using the demand signal from the main CPU and take the demand signal from the backup CPU. However, the main CPU is still in controlling mode because it does not know that the FWP considers it failed. The backup CPU is in tracking mode and simply passes the FWP demand signal received from the FWP controller to this controller again. This is a loss of automatic control and thus a system failure.

4.2.7 Generation of Failure Sequences

As indicated in Chapter 2, the system is considered initially to be in a state where all components of modules are normal, i.e., not failed. Each component failure mode of a failure sequence makes the system transit to a new system state. The FMEA tool can automatically determine whether a system state fails the DFWCS or not using the rules described above.

The order of failures is important because different orders may entail different impacts on the system, as discussed in Section 4.3; hence, the order should be followed strictly in generating failure sequences. An individual failure that does not fail the system constitutes the first failure in a double-failure sequence. The second failure can be any individual failure modes of a different component. Similarly, triple sequences arise from adding one of the individual failure modes of a different component as the third failure of a double combination that does not fail the system. It is not necessary to consider additional component failure modes for double sequences that fail the system. This same process can be followed for obtaining sequences containing higher number of failures. Verification of the completeness of failure sequences generated in this way is straightforward.

One concern with the above process is that the state space of the DFWCS is huge considering the possible number of combinations of the failure modes of all components of the modules. It is impractical and unnecessary to generate and/or evaluate all possible failure sequences because expectedly the probability of a failure sequence will decline as the number of failures contained in the sequence increases. Introducing a convergence criterion will determine whether the failure sequence generation process can be stopped after evaluating the sequences that contain a certain number of failures i.e., whether the probability of those sequences that do not fail the system is significantly smaller than the system failure probability calculated from the sequences containing fewer failures.

The numbers of generated single, double, and triple sequences are 421, 128,779, and 36,844,679, respectively. Clearly, evaluation of the double and triple sequences is impossible without the automated FMEA tool.

As stated previously in Section 3.3, it is assumed in this study that a component can only fail once in a given failure sequence, i.e., after one failure modes of the component has occurred, other modes cannot occur for the same component. This assumption is believed to hold for most of the digital components because available information on digital component failures seems to suggest so, and is believed to be more realistic than assuming that components can always fail more than once. It may be possible that a certain component fails to an intermediate failure modes before it reaches one of the other failure modes. If recognized, such a sequence of failures would need to be considered when generating the failure sequences and can still be simulated using the FMEA tool. Furthermore, the resulting failure sequence or sequences can also be quantified using the Markov method discussed in Chapter 5.

4.2.8 Validation of the Automated FMEA Tool

Before the automated tool was developed, an FMEA for individual failure modes was performed manually. The results of the automated tool for individual failure modes were compared with the results of the manual FMEA to resolve any differences. In some cases, based on the manual FMEA, an individual failure directly results in a system failure, e.g., a loss of Industry Standard Architecture (ISA) bus, and does not need to be evaluated/simulated using the FMEA tool.

There is no need to validate this type of failure sequence. The correctness of the system failure criteria defined in Section 4.2.6 was checked by comparing the manual FMEA to that performed using the automated tool for all individual failures and for some double- and triple-failure sequences. The updated FMEA results (for individual failures only) are shown in Chapter 3 and Appendix A. If the tool is to be used for a regulatory application, it would need to be subjected to systematic verification and validation.

4.2.9 A Summary of the Automated Tool Development and Illustrative FMEA Examples

A summary of the procedure to develop and implement the automated tool is provided in Figure 4-2. Note, Step 3 has to be performed manually and is critical in the tool development, because after it is finished and coded in the automated tool, the faulted signals will be propagated by the tool automatically based on the results of Step 3 for given sequences. Also note, for detailed models of complex systems, the number of failure sequences generated using the automated tool may become unmanageable. In these cases, establishing a convergence criterion could be useful to limit the number of sequences generated. This is discussed in more detail in Chapter 7.

For the purpose of better understanding of the automated FMEA tool, two examples provided in this section are used to explain how the component failure(s) propagate through the connections and how the system failure can be determined automatically by the automated FMEA tool.

The first example is a single failure that leads to system failure. The failure mode “MfvDI-CCI2-NCFO-” represents a normally-closed-fail-open failure of a DI CCI2 to the MFV controller from the main CPU. The failure causes the MFV digital input “MainCpuFail” (see Table 4-6) to change to 0, which indicates the failure of the main CPU. As a result, the MFV digital output “MainCpuFailed” (see Table 4-12), which is sent to both the main and the backup CPUs, changes to 1. Thereafter, the main CPU enters the tracking mode and the backup CPU takes over the control. These changes cannot take effect immediately due to the fixed execution cycle of software. The MFV controller still temporarily passes demand from the tracking (main) CPU, but quickly takes demand from the backup CPU, and automatic control of the MFV controller resumes. However, the main CPU digital output “CpuFail” (see Table 4-8), indicating the status of the main CPU, does not change to notify controllers of its failure, as designed. The FWP controller still passes the demand signal from the tracking (main) CPU. Rule No. 4 in Section 4.2.6 becomes applicable and the automated FMEA tool records this component failure mode as a system failure.

Another example is a double sequence that causes system failure. The first failure is a latent failure “FwpDI-CCI2-NCFC-,” i.e., a normally-closed-fail-closed failure of the digital input CCI2 to the FWP controller. CCI2 (“MainPwrFail/Test,” see Table 4-4) informs the FWP controller of the main CPU status. The system continues its operation with this latent failure until the occurrence of the second failure “Mn-MuxFwFl1LOS—.” The second failure is a loss of the main CPU multiplexer signal representing the feedwater flow input #1 “FW Flow1” (see Table 4-1). This failure causes the following changes in the main CPU digital outputs: (1) “NoDevs” (see Table 4 - 8) changes to 1, indicating that a deviation between the two feedwater flow input signals has been detected; (2) “NoFailures” (see Table 4-8) changes to 0, indicating a failure in the main CPU; and (3) “FlowsGood” (see Table 4-8) changes to 1, indicating that not all flow input signals are valid. Accordingly, these signals go to the backup CPU and the changes are reflected in the changes of the corresponding digital inputs (see Table 4-2) to the backup CPU,

i.e., (1) "Dev in Other" (changes to 0); (2) "No Fail in Other" (changes to 1); and (3) "Flows in Other" (changes to 1). The main CPU digital output "CPUFail" (see Table 4-8) changes to 0, indicating that the main CPU fails and starts tracking. The MFV controller passes demand temporarily from the tracking (main) CPU, but it will also pass the failure status of the main CPU to both main and backup CPUs via the digital output signal "MainCpuFailed." The backup CPU will take over the control upon receiving the signal. The MFV controller starts passing demand from the controlling CPU, i.e., the backup CPU. However, the FWP controller is still passing demand from the main CPU that is tracking because the first failure, "FwpDI-CCI2-NCFC" indicates that the main CPU is still controlling. Rule No. 4 is again applicable and the automated FMEA tool records this failure modes sequence as a system failure.




Figure 4-2 A summary of the automated FMEA tool development and implementation.

In addition, it is evident that many common-cause failures (CCFs) are single failures, such as CCFs of the CPUs and controllers, and power supplies for the CPUs and controllers. In this study, CCF of power supplies of the CPUs are included as part of the CCF of the CPUs, "CCFCCFCPU--Fail-." "CCFCTRPwr--Fail-" represents the CCF of controller power supplies only. Due to a lack of redundancy of the MFV and FWP controllers, many failures related to them are also single failures. These include losses of clock reference signals, ISA buses, buffers, RAMs of the MFV and FWP controllers (represented by "MfvClk----Loss-", "FwpClk----Loss-", "MfvISABus--Loss-", "FwpISABus--Loss-", "MfvBufOut--Loss-", "MfvBuIn--Loss-", "FwpBufOut--Loss-", and "FwpBuIn--Loss-", respectively). Some failures of the main CPUs are also single failures, such as losses of buffer and flash disk (represented by "Mn-BuIn--Loss-" and "Mn-FlsDisk-Loss-", respectively).

4.3 Findings Using the Automated FMEA Tool

The automated FMEA tool considers the timing and order of failures. The importance of the latter was recognized using the tool. In simulations, some failure sequences did not cause system failure, but the same set (or a sub-set) of component failures in a different order did result in system failure. For example, the FMEA of the main CPU indicates that the main CPU digital input containing the MFV A/M status (which is normally closed) failing open is a single failure. The failure causes the main CPU to receive a signal that the MFV is in manual status which causes the main CPU to enter the tracking mode, and represents a loss of automatic control, i.e., a system failure. On the other hand, if a failure that causes a failover of the main CPU to the backup CPU occurs first, then the single failure of the main CPU digital input of the MFV A/M status does not affect the system because the main CPU no longer is the controlling CPU. Hence, considering the number of individual failure modes that cause the main CPU to change from controlling to tracking mode, there should be many double (or triple) sequences that contain one of these single failures as the second (or the third) failure and that will not fail the system.

As another example, consider a double sequence consisting of two failures, fail out-of-range high (OORH) of one feedwater flow analog input to the main CPU ("Mn-AI-Fwf1OORH"), and all-bit stuck at 1 of the Analog/Digital (A/D) converter of the backup CPU ("Bk-AD-All—OORH"). Neither one of the two failures would cause the system to fail. If "Bk-AD-All—OORH" occurs after "Mn-AI-Fwf1OORH," the system fails because an OORH failure of the feedwater flow input to the main CPU will entail a failover to the backup CPU, and this, in turn, will be failed by its A/D converter failure, eventually failing the system. Reversing the order of this double sequence, the backup CPU will be failed first and the response of the main CPU to the failure "Mn AI Fwf1OORH" is to use the other feedwater flow input; it will not attempt to failover to the backup CPU because the main CPU knows its failure status. There are 510 double sequences of this type.

A potential weakness of the DFWCS was identified using the automated tool. That is, an incorrect main CPU status from the MFV controller to the CPUs causes a loss of automatic control. It was anticipated that such a failure would only cause a failover from the main CPU to the backup CPU. The failure is assumed to be a localized failure at the output circuit of the MFV controller, which causes an incorrect failed status of the main CPU be sent to the CPUs, while the MFV controller is still aware of the correct status. The main CPU will enter tracking mode upon receipt of the signal without failing itself. The backup CPU will think that it is in control and send its calculated demand signals to the controllers. Since the MFV controller still

considers that the main CPU is in control, it continues sending the signal from the main CPU which is in tracking mode. Effectively, the automatic control is lost.

4.4 Discussion and Limitations of the Automated FMEA Tool

There are obvious advantages in using the automated FMEA tool to support an FMEA. An automated process of generating sequences of failures, applying them to the system, and determining the system status affords a systematic, reliable, and fast way of supporting an FMEA. The tool automatically addresses interactions between modules or components that are difficult to thoroughly evaluate manually. The tool also can consider issues related to timing and ordering of failures, as discussed in Section 4.2.7. In addition, although full power operation is assumed in this study, the automated FMEA tool should also be applicable to low power mode, if some changes in failure criteria are made.

The automatic tool has limitations. The first is that it is difficult to preserve all of the timing features of the system. As indicated in Section 4.2.2, the execution cycles of the software are variable. The software of controllers are started every 50 ms. However, in reality, this 50 ms cycle is not fixed and should be adjusted by the actual time it takes to run the software, which is unknown. The maximum overrun time is limited to less than 110 ms. This variable execution cycle of the controller software is difficult to reproduce in the automated tool; it probably can be considered a trivial issue based on assuming that the controller does not need to adjust the cycle unless something very unusual occurs.

Another timing issue, which is perhaps more important, is associated with the time when an additional failure occurs given one or more failures have taken place and the system has not failed yet. It is assumed that the system is in a steady state before any failure occurs. If the additional failure occurs after the control system and the controlled processes have again reached steady-state condition after the transient caused by preceding failure or failures, then the automated FMEA tool can correctly determine the system response. If the additional failure occurs before the system reaches a steady state subsequent to the preceding failure(s), the impact of the additional failure on the system cannot be captured by the FMEA tool, because the FMEA tool does not have a model of the controlled process and is not able to determine the transient response. However, it is expected that the duration of the transient subsequent to the postulated failure or failures is very short comparing with the duration of one year, and the occurrence of the additional failure during the transient is very unlikely, given the assumption that the failures are independent of each other. Ignoring the transient period should not have a significant impact on the results.

The second limitation concerns the usage of the developed automated tool to perform the system FMEA without including the dynamics of the controlled process. The DFWCS interacts with the controlled feedwater process via analog signals only, i.e., measurements from the plant are sent to the DFWCS and the demand signals are sent to the regulating valves and pumps. Therefore, digital signals are not directly related to the controlled process, and digital interactions (mainly between different modules of the system) are well captured in the automated tool. For analog signals, it is almost certain that the failure modes of fail high or fail low also can be captured due to the range and validity check of the analog signals in the software. For example, if the demand output signal of MFV fails high or low, the MFRV's responses eventually will cause overflow or underflow of feedwater and fail the system, no

matter how long it takes. The impacts of the fail high or fail low of MFV demand output can certainly be captured. The only concern here is the failure modes of signal drifting.

Since this study considers that the components of the DFWCS are not repaired during power operation, a drifting signal will not be corrected, and so its long-term impacts are treated simply, i.e., it is assumed that a drifted signal eventually will move OORH or out-of-range low (OORL). However, this assumption may be conservative for some cases where the extent of the signal drift is small, since plant information indicates that the control system may be able to cope with a small amount of drift. Nevertheless, in other cases, this assumption may be nonconservative. For example, the failure mode of OORH or OORL of the analog input of the S/G level signal to the main CPU will be detected and the remaining good signal will be used if the failure is that of a S/G level sensor or transmitter, allowing the normal operation of the system to continue. However, if this signal neither drifts to OORH or OORL, i.e., it drifts, but within the range, the system might fail due to the undetectable bad signal. Therefore, the assumption that the signal will ultimately drift OORH or OORL is nonconservative in this case.

This is a limitation of the modeling approach used in this study that can potentially be addressed in the future by refining the definition of drifting failure modes into two types, within and outside the range, and (1) including and accounting for the failure modes of drifting within the range in the automated tool or (2) including plant dynamics (i.e., incorporating a model of plant response) to simulate the impacts of such failure modes. Including plant dynamics could help capture the subtle timing aspects of the performance of the DFWCS. However, this issue is likely to be difficult to address even with a model of the plant included in the automated tool, because the failure impacts are affected not only by how the signal drifts, but also by the system operating point when the failure occurs. A subtle deviation in the drifting signal may cause completely different responses. In addition, it is not clear, at present, whether the increased accuracy of modeling obtained through incorporation of a plant dynamics model would justify the increased complexity and effort required for intensive simulation.

A third limitation is related to the translation of the controller software, that was written in a proprietary language, to the C language used in the simulation tool. The translation may be subject to errors or loss of details. Due to the simplicity of the controller software, this is not expected to be a significant issue for this study.

The automated FMEA tool can be enhanced by defining more detailed failure modes for certain components, such as RAM. The major challenge with RAM is not how to incorporate the failure modes in the tool but the limited understanding of their failure modes. For example, some of the lower level failure modes of memory may be detectable, while some other failure modes are not. This is an issue that can be addressed using the concept of coverage, as discussed in Section 3.4. Other potentially achievable improvements of the tool development are associated with the components or modules which are modeled in a less detailed manner or not modeled at all in this study. These components and modules include the external WDTs of the main and backup CPUs, the BFV controller module, and the PDI controller module, which are discussed below.

The WDT monitors the toggling signal from a digital output of the main or backup CPU and sends out the status signal (digital) of the main or backup CPU to the MFV, BFV, and FWP controllers. In both the FMEAs and the automated FMEA tool development, the functions of the WDTs are considered (e.g., identification of the WDT-detectable failures), while the failure modes of the WDTs, which could be either a failure to indicate the failure status of the

associated CPU when the CPU has failed or a spurious signal output indicating that the CPU has failed when it has not, are not modeled due to a lack of design information of the WDTs, as stated in Chapter 2. The failure modes of the WDT correspond to the failure modes of failure to operate and false operation of a solid-state switch. Therefore, the effects of the WDT failure modes can be accounted for in the FMEA of the digital input of the main and backup CPU status signal sent from the WDT to the controllers. The reliability model quantification needs data for the WDT failure modes, which can only be obtained from a detailed analysis to identify the WDT component failures that may cause the WDT failure modes.

The failure modes of the BFV and the PDI controllers that are relevant to but not included in the reliability model of the DFWCS were identified in Chapter 3. The failure modes are associated with the BFV A/M status output to the CPUs and the PDI controller demand output, which is added to the MFV controller demand as the input to the positioners. Similar to the consideration of the WDT failures, the impacts of the relevant failure modes can be simply accounted for in the CPU modules or the MFV controller FMEAs of the signals that are related to these failure modes, i.e., the digital input of the BFV A/M status to the CPUs and the demand output of the MFV controller. For the purpose of this proof-of-concept study, the quantification of these two failure modes was limited to a single component failure each. To be complete, however, a detailed analysis of the failures of the components contained in the BFV and the PDI controllers would be needed to determine if there are other component failures or combinations of component failures (in the BFV or PDI modules) that could also result in one of these two failure modes.

4.5 General Discussion on Developing Automated FMEA Tools for Digital Systems

The development of the automated FMEA tool represents a general methodology for addressing the complexity of undertaking FMEAs of digital systems in future reliability assessments of such systems. However, while the process for developing and using the automated FMEA tool is generic, the tool itself is application specific, since it is based on the source code of the system being modeled.

Use of the automated FMEA tool reduces the role of the analysts to just performing the component-level FMEAs manually and to verifying the results of the automated tool. The automated tool also facilitates identification of potential design weaknesses, as indicated in Section 4.3. Another important advantage of using the source code to build the FMEA tool is to preserve the fidelity of the original software, making the resulting reliability model a more realistic representation of the system. The concept of FMEA tool development can be applied to study the reliability of highly integrated digital systems.

Some potential difficulties in applying the approach for developing automated FMEA tools are discussed below.

- It is desirable to use the source code which should be available to the nuclear power plant but may not be available to the United States Nuclear Regulatory Commission or its contractors. If the source code is not available, an FMEA tool can still be developed using design information, such as a functional description of the software, although the tool will not be as realistic and may not be suitable to be used to study a system in detail.

- In some cases, the source code may be written in a language that has to be translated into the one used in developing the automated tool. Care has to be taken in such translation because of potential misinterpretation of the original software logic. The proposed approach for developing an automated FMEA tool does not call for modeling of the controlled processes. This limitation does not appear to be too strict, as discussed in Section 4.4. In particular, for protection systems, it may not be necessary to model the controlled processes, because once a protection function is actuated, the protection system has accomplished its function, i.e., feedback from the plant may not need to be considered. However, for digital control systems, it is still uncertain as to whether it is necessary to include a model of the controlled processes.
- The proposed FMEA approach may require that a very large number of sequences be evaluated using the automated tool. The computational effort required may be tremendous, especially if one has to integrate multiple, interactive digital systems in the analysis. However, it should be recognized that the proposed approach inherently is capable of parallel processing because determining failure effects of different sequences are not related to each other and can be processed independently. Therefore, a linear scalability of simulation can be achieved by distributing the sequences onto multiple computers, and the results can be collected and combined. This offers a practical solution for the complexity and scale of digital systems. Another option is to simplify the model by grouping failure modes together, as proposed in NUREG/CR-6962 [Chu 2008a].

5. MARKOV MODEL OF DIGITAL FEEDWATER CONTROL SYSTEM

A Markov model of a system models the transitions among system states in terms of transition rates that typically represent the occurrences of failures and repairs. The Markov model can be illustrated by a transition diagram consisting of system states and transitions among them that represent failures and repair rates. It also can be expressed by a set of differential equations associated with the transition diagram, as taken from Equation (1-2) in Chapter 1.

$$\frac{dP}{dt} = \underline{M}\underline{P}$$

where \underline{P} represents the probabilities of the system states, and \underline{M} is the transition matrix containing the constant transition rates among the system states. The solution of the differential equations, with the initial condition that the system is in a successful state, probabilistically denotes the temporal behavior of the system. For example, the sum of the probabilities of success states is the system reliability, from which the frequency of system failure is calculated, as taken from Equation (1-1) in Chapter 1.

$$f = -\ln[R(T)]/T$$

where f is the frequency of system failure, T is the time period, and $R(T)$ is the reliability within T or one minus the probability of system failure by T . As discussed in Section 1.3, the frequency is the average frequency over the period T .

This chapter documents the development of a Markov model of the digital feedwater control system (DFWCS). The top event is the loss of automatic control of the feedwater system. The development builds upon the failure modes and effects analysis (FMEA) and simulation tool discussed in earlier chapters. In particular, the FMEA identifies the failure modes of the components of the system, and the simulation tool identifies those individual failure modes and combinations (sequences) of failure modes that entail system failure. Chapter 6 discusses the failure parameters used to quantify the Markov model.

The following considerations significantly affect the development of the Markov model.

- All components, including those playing a standby role, e.g., the backup central processing unit (CPU), are operating at all times and can fail at any time.
- Typically, a component can have more than one failure modes with different effects that must be modeled differently. A component is assumed to fail only once in a given failure sequence, i.e., after one failure mode of the component has occurred; other modes of the same component cannot take place. More discussion is provided in Section 3.3.
- In evaluating the effects of sequences of failure modes, the order in which failures take place is recognized to affect the impacts on the system. Therefore, order must be accounted for in developing the model, i.e., in defining possible transitions out of a system state and their end states. More discussion is provided in Section 4.2.7.

- Since the model was developed to assess the frequency of an initiating event, the plant is assumed to be in the mode of power operation. In this mode of operation, it is expected that if some components of the system fail, they will not be repaired because this activity would likely cause or require a reactor trip. Hence, the plant staff would wait until the reactor has been tripped for another reason to carry out any needed repair. For this reason, it was considered that components of the system cannot be repaired or replaced while the system is operating.

The sections of this chapter document the process of developing the Markov model. Appendix C contains more description of Markov modeling, along with the detailed analytical solution of the Markov model for the DFWCS.

The Markov method can be used to identify the significant contributors to a digital system's failure probability in two main steps: (1) quantifying the sequences that fail the system by applying this method, and (2) calculating the contribution of each failure mode in the sequences to the probability of failure of the system, similar to the calculation of standard probabilistic risk assessment (PRA) importance measures, such as Fussell-Vesely.

5.1 Development of a Markov Transition Diagram

Chapter 3 identifies the failure modes of the components of the system, including those of the support systems, i.e., the direct current (DC) power supplies and 120v alternating current (AC) buses. The failure modes of each component define its possible states. System states are defined as the combinations of component states, including the order in which the components fail. Order is explicitly modeled in defining the possible transitions out of a system state.

A transition diagram of the system is developed, starting from a system state in which every component is in perfect condition. The possible transitions out of this state are all of the failure modes of the components of the system. Each such failure modes would lead to a different system state that may or may not be a failed state. If a state is a failed state of the system, then it becomes an absorbing state, i.e., a state with no transition out of it. If a state does not correspond to system failure, then additional failure modes of components are considered as possible transitions out of the system state that engender additional system states. The above process continues and the transition diagram grows to form a tree, until all the end states of the tree are absorbing states. Graphically, the development of the transition diagram is described below.

It is assumed that there are M components and each component, i , has $N_i, i \in [1, M]$ failure modes (states) that are represented as $C_{(i,j)}, i \in [1, M], j \in [0, N_i]$. It also is assumed that $C_{(i,0)}, i \in [1, M]$ represents the component's normal state, i.e., there is no failure of component i . As discussed in Section 3.4, the components are assumed to be independent of each other, i.e., their failures are independent, as illustrated in Figure 5-1.

Thus, the system states can be represented by combinations of the states of individual components. The Markov model we are interested in is one wherein the system starts from a state with no component failure, i.e., the initial system state is $C_{(1,0)} C_{(2,0)} \dots C_{(M,0)}$; the transitions to other states that contain component failures are characterized by the Markov model shown in

Figure 5-2. Let $\lambda_{(i,j)}$ be the failure rate of failure modes j of component i . Each additional failure generates a new system state; the order of failures should be strictly followed when generating failure sequences in this model because differences in the order may produce different results.

Figure 5-2 shows that there is no component failure in Layer 1, one in Layer 2, and M failures in Layer $(M+1)$. Generally, a fully expanded Markov model would consist of all possible combinations of component failures in all possible orders, as indicated in this figure. The transition diagram expands very quickly with increasing number of components and component failure modes. In practice, a system state that represents system failure can be made an absorbing state without further expansion. This consideration drastically reduces the size of the transition diagram, such that the model becomes manageable.

Understanding the notations of system states in Figure 5-2 is very important, wherein components with failures always appear before those without failures, and the failures that appear first are the ones that occur earlier, e.g., there are two failures in the system state $C_{(i,j)} C_{(1,N_1)} C_{(2,0)} \cdots C_{(i-1,0)} C_{(i+1,0)} \cdots C_{(M-1,0)}$ with the j -th failure modes of component i occurring first, followed by the failure mode N_1 of component 1; no other components are failed in this system state.

An illustration of a small portion of the Markov transition diagram for the DFWCS is shown in Figure 5-3. A description of the event identifiers in the figure can be found in Appendix B.




Figure 5-1 Markov models for M independent components




Figure 5-2 Markov model of a system with M components




Figure 5-3 A small portion of the Markov diagram for the DFWCS

For the Markov model of the DFWCS system, the total number of the individual failures (i.e., the states in Layer 2) is 421, of which 112 (e.g., common-cause failure (CCF) of the CPU or controller modules or failure of the clock reference of the MFV controller) directly lead to a system failure and thus become absorbing states in Layer 2. Each of the rest of the individual failures (i.e., those in Layer 2 that do not directly lead to system failure) are then individually paired up with every other individual failure to expand the Markov diagram to Layer 3. The “paired” failures in Layer 3 that result in system failure become absorbing states. Following the same procedure, the Markov diagram can be continuously expanded to Layers 4, 5, and so on, as needed, by adding individual failure modes to sequences that do not fail the system. Note that sequences with the same failure modes, but in a different order, lead to different Markov states since they might have different impacts on the system. As discussed in Section 4.3, for

two individual failures, namely, failure out-of-range high (OORH) of one feedwater flow analog input to the main CPU ("Mn-AI-Fwfl1OORH") and all-bit stuck at 1 of the analog/digital (A/D) converter of the backup CPU ("Bk-AD-All—OORH"), neither of them would cause the system to fail by itself. If "Bk-AD-All—OORH" occurs after "Mn--AI-Fwfl1OORH", then the system fails, and in the opposite order, the system continues its operation with these latent failures.

In this study, the CCF of the CPU (or controller) modules is treated as a failure of a "pseudo-component" that contains all of the major components of a CPU (or controller) module. The failure rate of the CCF was calculated by adding the failure rates of the failure modes of all components contained in the "pseudo-component" and multiplying the sum by a beta factor. It is assumed that the CCF causes system failure, which is conservative because not all of the failure modes included in the pseudo-component cause system failure. Other CCF events, e.g., some sensor CCFs, that do not fail the entire system, are further expanded in the Markov diagram. More discussions on CCF modeling can be found in Section 6.3.

5.2 Analytical Solution of the Markov Model

The structure of the transition diagram in Figure 5-2 is in the form of a tree. Therefore, the associated differential equation can be solved sequentially from left to right. That is, the equation for the node with every component in good condition can be solved first, and the solution substituted into the equations for the states immediately to its right; thereby allowing the equations to be solved. The process continues along each branch of the tree until an absorbing state is reached.

Let P and \dot{P} represent the probability and its rate of change, respectively, of a state of the Markov model of Figure 5-2. The following differential equations can be written for the first two states of the shaded branch of the transition diagram by inspecting Figure 5-2:

$$\dot{P}_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}} = - \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} P_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}} \quad (5-1)$$

$$\dot{P}_{C_{(i,j)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}} = \lambda_{(i,j)} P_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}} - \sum_{\substack{u=1 \\ u \neq i}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} P_{C_{(i,j)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}} \quad (5-2)$$

where the second term in the right side of Equation (5-2) represents transitions from the state $C_{(i,j)}C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}$ to all of its associated states in Layer 3.

In general, for a given system state consisting of a sequence of k component failures, i.e., $C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}$, $i_k \in [1, M]$, $j_k \in [0, N_{i_k}]$ with $k = 1, 2, \dots, M$, and $j_k \neq 0$ and $j_{k+1} = \cdots = j_M = 0$, we have

$$\dot{P}_R = \lambda_{(i_k,j_k)} P_S - \sum_{\substack{u=1 \\ u \neq i_1 \\ \vdots \\ u \neq i_k}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} P_R, \quad (5-3)$$

where P_R is the state $C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}$ with k failures, and P_S is the state preceding P_R .

Letting

$$p_0 = \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} \text{ and } p_l = \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ \vdots \\ u \neq i_l}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} \text{ for } l = 1, 2, \dots, k, \text{ Equations (5-1) to (5-3) become}$$

$$\dot{P}_{C_{(1,0)} C_{(2,0)} \cdots C_{(M,0)}} = -p_0 P_{C_{(1,0)} C_{(2,0)} \cdots C_{(M,0)}}, \quad (5-4)$$

$$\dot{P}_{C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_{l-1}, j_{l-1})} C_{(i_l, j_l)} \cdots C_{(M,0)}} = \lambda_{(i_1, j_1)} P_{C_{(1,0)} C_{(2,0)} \cdots C_{(M,0)}} - p_l P_{C_{(i_l, j_l)} C_{(i_{l+1}, j_{l+1})} \cdots C_{(i_{l-1}, j_{l-1})} C_{(i_l, j_l)} \cdots C_{(M,0)}}, \quad (5-5)$$

and

$$\dot{P}_R = \lambda_{(i_k, j_k)} P_S - p_k P_R. \quad (5-6)$$

As mentioned previously, the equations can be solved sequentially, i.e., solving Equation (5-1), substituting the solution into Equation (5-2), and then solving Equation (5-2), and so on.

This process continues along each branch of the transition diagram until an absorbing state is reached. For an absorbing state with k failures, the second term on the right-hand side of Equation (5-3) becomes zero. It easily can be demonstrated that the solutions of absorbing states with one, two, and three failures are

$$P_{C_{(i_1, j_1)} C_{(2,0)} \cdots C_{(M,0)}} = \frac{\lambda_{(i_1, j_1)}}{p_0} [1 - e^{-p_0 t}], \quad (5-7)$$

$$P_{C_{(i_1, j_1)} C_{(i_2, j_2)} C_{(1,0)} \cdots C_{(M,0)}} = \frac{\lambda_{(i_1, j_1)} \lambda_{(i_2, j_2)}}{p_0 p_1} \left[1 - \frac{p_1}{p_1 - p_0} e^{-p_0 t} - \frac{p_0}{p_0 - p_1} e^{-p_1 t} \right] \quad (5-8)$$

and

$$\begin{aligned} P_{C_{(i_1, j_1)} C_{(i_2, j_2)} C_{(i_3, j_3)} C_{(1,0)} \cdots C_{(M,0)}} &= \frac{\lambda_{(i_1, j_1)} \lambda_{(i_2, j_2)} \lambda_{(i_3, j_3)}}{p_0 p_1 p_2} \left[1 - \frac{p_1 p_2}{(p_1 - p_0)(p_2 - p_0)} e^{-p_0 t} \right. \\ &\quad \left. - \frac{p_0 p_2}{(p_0 - p_1)(p_2 - p_1)} e^{-p_1 t} - \frac{p_0 p_1}{(p_0 - p_2)(p_1 - p_2)} e^{-p_2 t} \right] \end{aligned} \quad (5-9)$$

Equivalently, the solution of the differential equations can be obtained using Laplace transforms. It is proven by induction in Appendix C that, in general, for a system state consisting of a sequence of k component failures, the solution of Equation (5-3) in the Laplace transformed space is

$$P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}}(s) \Bigg|_{\begin{array}{l} j_k \neq 0 \\ j_{k+1}=0 \\ j_M=0 \end{array}} = \frac{\lambda_{(i_1,j_1)}\lambda_{(i_2,j_2)}\cdots\lambda_{(i_k,j_k)}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)}) \cdots (s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ \vdots \\ u \neq i_k}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})} \quad (5-10)$$

Undoubtedly, if $j_M \neq 0$, i.e., all components of the system are failed in a certain way, Equation (5-7) becomes

$$P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}}(s) \Big|_{j_M \neq 0} = \frac{\lambda_{(i_1,j_1)}\lambda_{(i_2,j_2)}\cdots\lambda_{(i_M,j_M)}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)}) \cdots (s + \sum_{v=1}^{N_{i_M}} \lambda_{(i_M,v)})s} \quad (5-11)$$

Furthermore, if the expansion of the Markov model is stopped such that the number of failures contained in end states is k , the probability of system state $C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_k,j_k)}C_{(i_{k+1},0)}\cdots C_{(i_M,0)}$ for $j_k \neq 0$ and $j_{k+1} = 0$, which then becomes an end state, is given by

$$P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_k,j_k)}C_{(i_{k+1},j_{k+1})}\cdots C_{(i_M,j_M)}} \Bigg|_{\begin{array}{l} j_k \neq 0 \\ j_{k+1}=0 \\ j_M=0 \end{array}} = \frac{\lambda_{(i_1,j_1)}\lambda_{(i_2,j_2)}\cdots\lambda_{(i_k,j_k)}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)}) \cdots (s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ \vdots \\ u \neq i_{k-1}}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})s} \quad (5-12)$$

It should be noted that the poles of Equations (5-7) and (5-9) always are distinct under the assumption that a component only fails once. Therefore, the corresponding time domain solution of the equations easily can be expressed in terms of poles of Equation (5-7). The probability of state $C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}$ with $j_k \neq 0$ and $j_{k+1} = \cdots = j_M = 0$ is given by

$$P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}}(t) \Bigg|_{\begin{array}{l} j_k \neq 0 \\ j_{k+1}=0 \\ j_M=0 \end{array}} = \sum_{l=0}^k [(s + p_l) P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}}(s) \Big|_{s=-p_l} e^{-p_l t}] \quad (5-13)$$

It can be shown readily that Equation (5-10) leads to Equations (5-4) to (5-6) if k is set to 1, 2, and 3, respectively. The use of the solution in quantifying the top event, i.e., loss of automatic control of the DFWCS, is described in Chapter 7.

Note, if the components can fail multiple times, some of the poles of Equations (5-7) to (5-9) might be the same. In this situation, the time domain solution cannot be calculated using Equation (5-13) and the numerical inverse Laplace transform has to be used instead as presented in Section C.2.4 of Appendix C.

5.3 A Simplified Markov Model

Assuming the component failures are rare, i.e., the probabilities of failures are small, the full Markov model described in the previous sections can be simplified by ignoring competition among the failure modes, i.e., for a sequence that causes system failure the probability that no other failures took place is assumed to be 1. This can be called rare event approximation, i.e., the failures are rare and non-occurrence of other failures in a failure sequence definition can be assumed. Figure 5-4, below, represents the Markov model of such a sequence.

If the failure rates are numerically different, then the simplified Markov model can be easily solved from the solution of the full Markov model, i.e., by setting the poles in Equations (5-4) to (5-6) and (5-10) to the individual failure rates, e.g., $p_0 = \lambda_{(i_1, j_1)}$. If the failure rates are identical, as expected in some cases, then a numerical method can be used to solve the Markov model; Appendix C provides more details.




Figure 5-4 Markov model of a system with k components and each component has one failure mode

This approximate method should produce a reasonable result if the top event is a rare event, as is expected to be the case for a reactor protection system. For the DFWCS, whose failure is not very rare, the approximate method may not produce good enough results. Note that this model is the same as the typical fault tree method for quantifying initiating event frequencies when modeling a system consisting of components in parallel, but accounting for the order of component failure occurrences.

5.4 Discussion and Limitations of the Markov Model

Due to the level of detail considered for the DFWCS (i.e., many low level components are considered, each with a few failure modes and possible component states), it is not practical to consider all possible system-level states that can be defined in terms of component-level states, i.e., the possible system-level states are too numerous. This state explosion issue is addressed by deriving an analytical solution of the Markov model and then considering dominant contributors/sequences of the system, using a concept similar to that of cutset truncation that is typically done in a PRA. That is, those system states with a larger number of component failures tend to have a lower probability of occurrence than those system states with fewer component failures. In developing the Markov transition diagram of the system, system states are defined starting with the state in which every component is in perfect condition. Additional system states are defined by assuming individual component failure modes take place, each bringing the system to a new state with one additional failure. Successively, system states with one, two, three, and a higher number of failures can be defined. In general, the process would generate all possible system states and is subject to the state explosion issue. Quantification of the system states is done to calculate the system failure probability, during the expansion of the

transition diagram, and the expansion of the transition diagram is terminated when convergence in the calculated system failure probability is achieved (as previously discussed in Section 4.2.7, and further discussed in Section 7.1).

In this study, it is assumed that a component can only fail once and the analytical time domain solution of a Markov state can be obtained under this assumption. For a CCF that does not fail the entire system, e.g., some sensor CCFs, the correct approach to avoid the violation of the assumption is to expand Markov state of the CCF by adding failures of only components that are not contained in the "pseudo-component" representing the CCF. However, this was not done in the study and should be accounted for in future studies.

An important assumption of the Markov model described in this chapter is that repair is not possible, which is the case for the DFWCS. For other digital systems, such as a reactor protection system, on-line repair may be possible, and the analytical solutions of this chapter cannot be used. If repair of components can be done with the system operating, the Markov model has to be modified by adding transitions that represent repairs, making it much more difficult to solve. Using the simplified Markov model described in Section 5.3, the governing equations in the Laplace transformed space can be solved analytically, and the inverse Laplace transform can be solved in the same way described in Section 5.3. The accuracy of the simplified Markov method needs to be further explored and if necessary better approximate methods can be developed. Alternatively, since repair for digital systems may likely occur at a level higher than the components included in this study (e.g., at the circuit board level), it may be possible to model the system at this higher level. At the higher level, due to its reduced complexity, it may be practical to solve the model (including repair) numerically.

6. ESTIMATION OF FAILURE PARAMETERS

In this chapter, estimates are given of the parameters needed in developing and quantifying the reliability model of the digital feedwater control system (DFWCS). They include the failure rates of the components of the system, the percentage breakdowns of each individual failure rate into its constituent failure modes (failure-mode distributions), and the parameters of common-cause failure (CCF). The data used in this study are based on the analysis of NUREG/CR-6962 [Chu 2008a] which reviewed publicly available databases and performed a Bayesian analysis that attempts to account for variability of different raw data sources. In the review, potential weaknesses and limitations of the available databases were identified and discussed, and no attempt was made to validate or invalidate the available databases. The limitations in the publicly available failure parameters of digital components identified in NUREG/CR-6962 [Chu 2008a] indicate that additional research and development is needed in this area. The data are used in this project to demonstrate the reliability methods and exercise the reliability models. They are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes).

Chapters 3 and 4 describe the process used to identify the failure sequences that lead to DFWCS failure, using a failure mode and effects analysis (FMEA) and a simulation tool. To arrive at a system failure frequency, the failure modes and sequences must be quantified in terms of their failure rates using the data available. An important reason underlying the generic FMEA approach proposed in Chapter 3 is the availability of failure data for generic digital components. Reliability prediction methods (RPMs), such as those of the Military Handbook 217F [Department of Defense 1995], Telcordia SR-332 [2001], and PRISM [Reliability Analysis Center (RAC) PRISM] are the only public reliability databases that provide failure parameters and raw data for the components of digital systems. They have weaknesses; the estimates may not be accurate enough due to use of conservative assumptions and lack of applicable data [Gu 2007, Pecht 1994] or applicable to the system being analyzed (e.g., the DFWCS in this study), and do not address uncertainties. NUREG/CR-6962 [Chu 2008a] provides more discussion on RPMs. Section 6.1 of this report describes how different sources of information, including the raw data of PRISM [RAC PRISM], were used in a Hierarchical Bayesian Method (HBM) analysis [Atwood 2003] estimating the failure rates needed for the DFWCS model. Application of the HBM is complicated by lack of information about the raw data and obtained population variability curves with very large uncertainties. The curves are used in this benchmark study to exercise the models and should not be used in quantifying models developed to support decision-making.

The failure rate of a component usually includes contributions from all of its failure modes. The detailed FMEA analyses in Appendix A reveal that different component failure modes may entail very distinct failure effects on the system. Therefore, component failure rates must be split into the failure rates of the individual component failure modes, i.e., expressed in terms of the distributions of failure modes that break down failure rates into the contributions of the failure modes. Section 6.2 describes how the failure modes distributions were estimated from available information.

Section 6.3 discusses modeling of CCFs, including those of the central processing units (CPUs), sensors, transmitters, direct current (DC) power supplies, and alternating current (AC) buses.

Software failures are beyond the scope of this study. In developing the reliability model of the DFWCS, placeholders for including software failures were identified, and they were assigned very low failure rates (arbitrarily chosen as 10^{-8} per hour) so that they would not impact the quantification results of the benchmark study.

Table 6-1 lists all the failure parameters used in this study including the uncertainty parameters. It is re-emphasized that the data are used in this benchmark study to exercise the models and should not be used in quantifying models developed to support decision-making.

6.1 Hierarchical Bayesian Analysis of PRISM Data and Failure Rates from Other Sources

To properly estimate the component/system-specific failure parameters, it is desirable to have such data for the specific digital components and systems of interest. In reality, the specific failure data often is unavailable, as is the case in this study, necessitating the use of failure data or parameters of similar components. The HBM analysis offers a way of using generic data of similar components collected from different sources to estimate a distribution representing the variability among the different sources, i.e., a population variability curve. This curve can represent a generic distribution for the parameter of interest, and be further used as the prior distribution in a simple Bayesian updating using component-specific data. The method can be considered as a generalization of the common two-stage Bayesian analysis [Kaplan 1984] by imposing higher order in its hierarchical structure, i.e., having more than two stages. Its application in this study is the same as that of the two-stage Bayesian analysis.

Yue [2006] earlier employed the HBM, and documented it in NUREG/CR-6962 [Chu 2008a], to assess the generic failure rates of a spectrum of digital components using raw data taken from the PRISM database [RAC PRISM]. These raw data are expressed as the number of failures in a number of hours. They were collected from different sources, i.e., from different manufacturers, designs, quality levels, and environments. The sources of the PRISM database [RAC Manual] are not clearly specified, and only identified in terms such as "...warranty repair data from a manufacturer." PRISM [RAC PRISM] further categorizes the failure records of a specific type of component, e.g., memory, according to (1) sub-level component types, e.g., random access memory (RAM) or programmable read only memory (ROM); (2) quality, e.g., commercial grade or military grade; (3) environment, e.g., ground or airborne; (4) hermeticity, e.g., plastic or ceramic; and (5) time within which the data are collected. Before applying the HBM, Yue [2006] grouped the failure records of different qualities, environments, hermeticities, and periods.

In the HBM application, failure rates were assumed to be lognormally distributed while the hyper-priors were assumed to be uniformly distributed. The upper and lower bounds of the hyper-priors were selected such that they covered the resulting posterior distributions of the hyper-parameters. NUREG/CR-6962 [Chu 2008a] discusses issues related to using the HBM application to estimate failure parameters; they will not be further described here.

Due to the large variability in the sources of the data, the resulting population variability curves have large uncertainties.

Some components of the DFWCS modules do not have failure rate estimates from the HBM analysis performed for this study because either they are not digital components, or no PRISM data was found. The failure rates of these components are obtained from either the RACRates

model of PRISM, i.e., an RPM method of PRISM [RAC PRISM], or from other sources of reliability data. The components in the former group include analog/digital (A/D) and digital/analog (D/A) converters, current loops, and solid-state switches. In these cases, there was no uncertainty information and so an error factor of 5 was arbitrarily assumed.

Alternatively, failure rates of some components, including sensors of flux, flow, and level and their transmitters were taken from Savannah River Site (SRS) [Blanton 1993].

Failure data for some components are available in other sources as well as in the PRISM database [RAC PRISM]. For example, the failure rate of a Multiplexer (MUX) and Demultiplexer (DEMUX) is given in both PRISM and Aeroflex [2005]. The failure rates in the latter were adopted here because Aeroflex presents them as different failure modes, unlike PRISM which gives only an aggregated failure rate for MUXs/DEMUXs.

Table 6-1 details the failure rates of different components of the DFWCS, together with their corresponding failure modes distributions and CCF factors which are described in Sections 6.2 and 6.3, respectively. The error factor is defined as the square root of the ratio of the 95th and 5th percentiles of the assumed lognormal distribution. As can be seen in Table 6-1, the distributions are very broad for some of the component failure modes. The effects of varying loads and operating environments may be factors that contribute to the large uncertainty in these failure rates.

It should be pointed out that the state of knowledge in understanding the failure modes and estimating the failure probabilities associated with digital instrumentation and control (I&C) is currently very limited. The ever-changing technology in manufacturing the digital I&C components could eliminate some failure modes, add other failure modes, and significantly improve the equipment reliability by making them more resilient against some stressors. Therefore, it is reasonable to assign larger uncertainties to the failure rates for digital I&C components.

6.2 Failure Mode Distributions

A failure modes distribution represents how a component failure rate should be broken down into the failure rates of individual failure modes. For example, in this study, the failure rate of a level sensor has a failure modes distribution of 20% out-of-range high (OORH) and 80% out-of-range low (OORL), based on the failure modes/mechanism distributions of the RAC [1997]. The sources of the failure modes distributions that could currently be found and were used in this study are summarized below. They may not exactly match the components of the DFWCS modules but are the best approximation presently found; and their completeness and accuracy awaits validation. For the purpose of addressing the uncertainty associated with the failure mode distributions, it was assumed they are uniformly distributed within the arbitrarily assumed upper and lower bounds specified in Table 6-1.

Software failure rates are needed to quantify the reliability model but are beyond the scope of this study. As noted previously, a failure rate of 10^{-08} per hour was selected as a placeholder for this application. Two software failure modes are defined for the application software on the CPUs and the controllers: software halt and erroneous output of software (each assumed to be 50% of the total failure rate).

Failure Mode/Mechanism Distributions of the Reliability Analysis Center [RAC 1997]

This document gives the failure modes of several components, including specific digital ones. Although the document contains failure modes distributions for almost all of the components of the DFWCS, only some of them are adopted in this study. The main difficulties in using these distributions are that (1) many failure modes provided seem like failure causes rather than failure modes and (2) many failure modes are difficult to understand as they lack an explanation. Therefore, it is often impossible to determine the failure effects on the components of the defined failure modes.

Electronic Components Selection and Application Guidelines [Meeldijk 1996]

This document is considered a supplementary reference to RAC [1997]. The failure modes provided in Meeldijk [1996] are more generic and less specific than those in RAC [1997], although easier to understand and use for failure effect analysis.

The way failure modes distributions are modeled in this study is that distributions for a specific component in [RAC 1997] are used in the analyses if they are applicable, understandable, and complete (i.e., the probabilities sum to unity). Otherwise, failure modes distributions from Meeldijk [1996] are used, if available. The last source for failure mode distributions is Aeroflex [2005], which only presents failure data and failure modes for MUX/DEMUX. As mentioned in the previous section, the failure rates from Aeroflex [2005] were used in this study because they are provided for different MUX/DEMUX failure modes.

The failure modes distributions of the major components of DFWCS modules are summarized here.

1. Microprocessor

The failure modes "wrong data word" accounts for 60% of the total failures, and "processor stops updating output" accounts for the remainder [RAC 1997]. The failure modes distribution from RAC [1997] appears to be more specific than the other sources for processors.

2. Associated components of microprocessors, such as the Industry Standard Architecture (ISA) bus, RAM, ROM, Basic Input/Output System (BIOS), flash disk, and buffer

RAC [1997] failure modes for these components (e.g., the RAM failure modes such as electrical failure, shorted, and contamination) are typical examples of failure modes that are difficult to apply in the analysis (i.e., the failure impacts cannot be determined from them). The same issue exists for the information in Meeldijk [1996]. Therefore, it was conservatively assumed that there is only one failure mode for each component, i.e., a loss of the component, which means the loss of all functions it performs. Then, the impacts of these component failures on the associated CPU or controller were postulated based on a general understanding of digital systems.

Table 6-1 Failure data used in quantifying the DFWCS reliability model.

Components	Failure Modes	Overall Failure Rates		Failure Mode Distribution (%)		Failure Rates of Individual Failure Modes (per hour)	Related Signals or Functions	Data Sources
		Mean (per hour)	Error Factor	Mean	Uncertainty Bounds			
The data are used in this project to demonstrate the reliability methods and exercise the reliability models. They are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes).								
A/D Converter	OORH (Out of Range Hi)	2.4×10^{-9}	5	4	0-8	9.6×10^{-11}	All analog input signals	<ol style="list-style-type: none"> Failure rate of 16-bit A/D converters in PRISM [RAC Manual] using RAC Rates model; Failure distribution of linear ICs in [Meeldijk 1996]
	OORL (Out of Range Low)			44	22-66	1.1×10^{-9}		
	Random Bit Failure			52	100- above	1.3×10^{-9}		
Address Logic	Loss	7.0×10^{-8}	16	100		7.0×10^{-8}	Address signals used to locate devices	1. HBM updated failure rate of decoder
Voltage Regulator	OORH	3.7×10^{-9}	5	50	25-75	1.9×10^{-9}	All analog voltage signals	<ol style="list-style-type: none"> Failure rate of voltage regulator in PRISM using RAC Rates model; Failure mode distribution is assumed to be 50% each for OORH and OORL.
	OORL			50	100- above	1.9×10^{-9}		
Current Loop	OORH	2.4×10^{-9}	5	2	0-4	4.8×10^{-11}	All analog current I/O signals	<ol style="list-style-type: none"> Failure rate of IC, linear transmitter/receiver, a major component of current loop, in PRISM using RAC Rates model; Failure distribution of linear ICs in [Meeldijk 1996]
	OORL			44	22-66	1.1×10^{-9}		
	DftH (Drift High)			27	0.5*(100-above modes)	6.5×10^{-10}		
	DftL (Drift Low)			27	Same as above	6.5×10^{-10}		
ROM	Loss	4.0×10^{-8}	14	100		4.0×10^{-8}	BIOS	1. HBM updated failure rate of ROM

Table 6-1 Failure data used in quantifying the DFWCS reliability model.

Components	Failure Modes	Overall Failure Rates		Failure Mode Distribution (%)		Failure Rates of Individual Failure Modes (per hour)	Related Signals or Functions	Data Sources
		Mean (per hour)	Error Factor	Mean	Uncertainty Bounds			
The data are used in this project to demonstrate the reliability methods and exercise the reliability models. They are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes).								
Buffer	Loss	3.9×10^{-7}	88	100		3.9×10^{-7}	Digital Input/Digital Output (I/O)	1. HBM updated failure rate of buffer
Clock	Loss	5.2×10^{-7}	5	100		5.2×10^{-7}	ASIC will cease all functions upon the loss of clock reference.	1. Failure rate of clock generator in PRISM using RAC Rates model
D/A Converter	OORH	2.4×10^{-9}	5	2	0-4	4.8×10^{-11}	All analog output signals	1. Failure rate of 16-bit D/A converters in PRISM using RAC Rates model;
	OORL			44	22-66	1.1×10^{-9}		2. Failure distribution of linear ICs in [Meeldijk 1996]
	DftH			27	0.5*(100-above modes)	6.5×10^{-10}		
	DftL			27	Same as above	6.5×10^{-10}		
Solid-State Switch	NCFC (Normally Closed, Fails Closed)	2.43×10^{-9}	5	67	100-below	1.6×10^{-9}	All digital I/O signals	1. Failure rate of solid-state switch in PRISM using RAC Rates model;
	NCFO (Normally Closed, Fails Open)			33	0-67	8.1×10^{-10}		2. Failure distribution of solid-state switch in [RAC 1997]
	NOFC (Normally Open, Fails Closed)	2.43×10^{-9}	5	33	0-67	8.1×10^{-10}		
	NOFO (Normally Open, Fails Open)			67	100-above	1.6×10^{-9}		

Table 6-1 Failure data used in quantifying the DFWCS reliability model.

Components	Failure Modes	Overall Failure Rates		Failure Mode Distribution (%)		Failure Rates of Individual Failure Modes (per hour)	Related Signals or Functions	Data Sources
		Mean (per hour)	Error Factor	Mean	Uncertainty Bounds			
The data are used in this project to demonstrate the reliability methods and exercise the reliability models. They are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes).								
DEMUX	Loss of All Signals	8.8×10^{-9}	5	100	8.8×10^{-9}	Analog output signals	1. Failure rates for the failure modes of a DEMUX are given in [Aeroflex 2005]. Therefore, the failure modes distribution is not needed.	
	Loss of One Signal	1.1×10^{-7}	5	100	1.1×10^{-7}			
Flash Disk	Loss of Flash Disk	3.3×10^{-7}	76	100	3.3×10^{-7}	Storage of software and data	1. Same as the RAM data. Flash disk is actually RAM.	
ISA Bus	Loss of ISA Bus	Sum of 4.6×10^{-7} and 6.2×10^{-8}	55 and 10	100	5.2×10^{-7}	I/O bus between microprocessor and peripheral devices	1. HBM updated failure rate of line/bus driver and receiver	
MUX	Loss of All Signals	8.8×10^{-9}	5	100	8.8×10^{-9}	Analog input signals	1. Failure rates for the failure modes of a MUX are given in [Aeroflex 2005]. Therefore, the failure mode distribution is not needed.	
	Loss of One Signal	1.1×10^{-7}	5	100	1.1×10^{-7}			
Programmable Array Logic (PAL)	Loss of PAL	1.6×10^{-9}	5	100	1.6×10^{-9}	Failure of PAL will cause some user-written F-TRAN software to fail to run.	1. Failure rate of PAL in PRISM using RAC Rates model	
RAM	Loss of RAM	3.3×10^{-7}	76	100	3.3×10^{-7}	Loading software to be executed	1. HBM updated failure rate of RAM	
Software	Halt	1×10^{-8}	NA	50	5.0×10^{-9}	Performing functions of the system	1. Both failure rate and failure mode distribution are assumed.	
	Error			50	5.0×10^{-9}			

Table 6-1 Failure data used in quantifying the DFWCS reliability model.

Components	Failure Modes	Overall Failure Rates		Failure Mode Distribution (%)		Failure Rates of Individual Failure Modes (per hour)	Related Signals or Functions	Data Sources
		Mean (per hour)	Error Factor	Mean	Uncertainty Bounds			
The data are used in this project to demonstrate the reliability methods and exercise the reliability models. They are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes).								
Microprocessor	Error	3.3×10^{-08}	16	60	100-below	2.0×10^{-08}	Executing software	1. HBM updated failure rate of microprocessor
	Stop Updating			40	0-80	1.3×10^{-08}		
Flux Sensor	OORH	5.0×10^{-06}	5	40	0-80	2×10^{-06}	Flux measurements	1. [SRS 1993] (also, in Table 8-12 of NUREG/6962) 2. Failure modes distribution for "Sensor, Radiation" in [RAC 1997].
	OORL			60	100-above	3×10^{-06}		
Level Sensor	OORH	5.0×10^{-07}	3	42.8	0-85.6	2.1×10^{-07}	Level measurements	1. [SRS 1993] (also, in Table 8-12 of NUREG/6962 [Chu 2008a]) 2. Failure mode distribution for "Sensor, Level" in [RAC 1997].
	OORL			57.2	100-above	2.9×10^{-07}		
Flow Sensor	OORH	3.0×10^{-06}	3	31.5	0-63	9.0×10^{-07}	Flow measurements	1. [SRS 1993] (also, in Table 8-12 of NUREG/6962) 2. Failure mode distribution for "Sensor, Flow/Velocity" in [RAC 1997].
	OORL			68.5	100-above	2.1×10^{-06}		

Table 6-1 Failure data used in quantifying the DFWCS reliability model.

Components	Failure Modes	Overall Failure Rates		Failure Mode Distribution (%)		Failure Rates of Individual Failure Modes (per hour)	Related Signals or Functions	Data Sources
		Mean (per hour)	Error Factor	Mean	Uncertainty Bounds			
The data are used in this project to demonstrate the reliability methods and exercise the reliability models. They are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes).								
Transmitter for Flux Sensor	OORH	3.0×10^{-6}	10	50	25-75	1.5×10^{-6}	All flux measurements	1. Failure rate in [SRS 1993] (also, in Table 8-12 of NUREG/6962) 2. Failure mode distribution is assumed to be 50% each for OORH and OORL
	OORL			50	100-above	1.5×10^{-6}		
Transmitter for Level Sensor	OORH	3.0×10^{-6}	10	20	0-40	6.0×10^{-7}	All level measurements	1. Failure rate in [SRS 1993] (also, in Table 8-12 of NUREG/6962) 2. Failure mode distribution for "Sensor, Level, Transmitter" in [RAC 1997]
	OORL			80	100-above	2.4×10^{-6}		
Transmitter for Flow Sensor	OORH	3.0×10^{-6}	10	45	0-90	1.4×10^{-6}	All flow measurements	1. Failure rate in [SRS 1993] (also in Table 8-12 of NUREG/6962) 2. Failure distribution for "Sensor, Flow/Velocity, Transmitter" in [RAC 1997]
	OORL			55	100-above	1.7×10^{-6}		
DC Power Supply	Loss	1.0×10^{-5}	10	100		1.0×10^{-5}	DC power to CPUs and controllers	1. [Wierman 2002]
AC Bus	Loss	5.0×10^{-7}	3.5	100		5.0×10^{-7}	AC power supply	1. [SRS 1993]
β -factor	N/A	0.05	3	N/A		N/A	CCF parameter	1. ALWR Utility Requirements Document [EPRI 1993]

Table 6-1 Failure data used in quantifying the DFWCS reliability model.

Components	Failure Modes	Overall Failure Rates		Failure Mode Distribution (%)		Failure Rates of Individual Failure Modes (per hour)	Related Signals or Functions	Data Sources
		Mean (per hour)	Error Factor	Mean	Uncertainty Bounds			
The data are used in this project to demonstrate the reliability methods and exercise the reliability models. They are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes).								
CCF of CPUs	CCF	1.5×10^{-5} * $\beta(0.05)$	N/A	100		1.5×10^{-5}	Main and backup CPUs	1. By adding failure rates of all CPU components including power supplies
CCF of Controllers	CCF	2.7×10^{-6} * $\beta(0.05)$	N/A	100		2.7×10^{-6}	MFV and FWP controllers	1. By adding failure rates of all MFV controller components; 2. CCF of controller power supplies is modeled separately
CCF of Power Supplies of Controllers	CCF	1.1×10^{-5} * $\beta(0.05)$	N/A			1.1×10^{-5}	MFV and FWP controllers	1. By adding failure rates of DC and AC power supplies

3. Address logic

This is a generic digital component, also called the decoder. The failure modes distribution in RAC [1997] for this component again is difficult to apply. Hence, the failure mode distribution of a typical digital component from Meeldijk [1996] was selected: stuck high (40%), stuck low (40%), and loss of logic (20%).

4. Voltage input module

The voltage regulator is assumed to be the major component of the voltage input module. RAC [1997] gives the failure modes and the distribution (50% each for fail-high and fail-low).

5. MUX and DEMUX

Aeroflex [2005] defines the failure modes. Note that each input of a MUX corresponds to a sensor input, and each output of a DEMUX corresponds to an analog output. Also, a loss of one signal and a loss of all signals are the only failure modes of a MUX or a DEMUX included in Aeroflex [2005].

6. A/D and D/A converters

Each module has only one A/D converter and one D/A converter; they are shared, respectively, by all analog inputs and analog outputs. Both A/D and D/A converters are linear integrated circuits (IC), i.e., the inputs to and outputs from the component are proportional to each other. The distributions of failure modes given in RAC [1997] for A/D or D/A converters again are difficult to use. Thus, the failure modes distribution defined in Meeldijk [1996] for a linear IC component was used: drifted output (52%; degraded/improper output [50%] and drift [2%]), fail-low (44%; no output [41%] and short circuit [3%]), and fail-high (2%; open circuit). For A/D converters, the failure mode distribution was obtained by assigning the D/A converter failure modes to A/D convert failure modes, i.e., fail-high and fail-low were assigned to all bits stuck at zeros and ones (48%)⁽⁷⁾, and drifted output was assigned to random bit failure (52%).

7. Current input and output (I/O) modules (current loops)

Linear transmitter/receivers are the major component of current input modules and current loops. They also are linear IC devices; therefore, the failure mode distribution used was the same as for A/D and D/A converters above.

8. Voltage regulator

The failure modes distribution for voltage regulators was not found in available references. Therefore, it was assumed to be 50% for both OORH and OORL.

⁽⁷⁾ The failure modes distributions for linear IC circuits in Meeldijk [1996] do not sum to 100%. For this study, the distribution of failure modes for A/D converters was modified by changing the percentage for the failure mode "all bits stuck at zeros or ones" from 46% to 48%. Due to an oversight, a similar modification was not made to the failure mode percentages for D/A converters.

9. Digital input and digital output modules

Digital input and digital output are implemented using a solid-state switch [Eurotherm 2000]. The status of the output is controlled by opening or closing this switch. Its failure modes distribution is fail to operate (fail as is) (66.7%) and false operation (fails to opposite state) (33.3%) [RAC 1997].

10. Sensors

RAC [1997] provides the failure mode distributions of different sensors. Because the assumed failure mode for sensors in this study were OORH and OORL, some of the failure modes provided in RAC [1997] needed to be further split, e.g., the failure mode "degraded output" was assumed to ultimately progress to either OORH or OORL, with equal likelihood, as indicated in parentheses below.

For flow sensors, the failure distribution of "Sensor, Flow/Velocity" from [RAC 1997] was used: degraded output (41.4%; OORH [assumed 50%] and OORL [assumed 50%]), zero or maximum output (21.6%; OORH [assumed 50%] and OORL [assumed 50%]), no output (OORL) (18.5%), function without signal (OORL) (14.8%), no operation (OORL) (2.5%), and cracked (OORL) (1.2%).

For level sensors, the failure distribution of "Sensor, Level" from [RAC 1997] was used: degraded output (54.7%; OORH [assumed 50%] and OORL [assumed 50%]), no output (OORL) (20.8%), function without signal (OORL) (14.2%), and zero or maximum output (10.4%; OORH [assumed 50%] and OORL [assumed 50%]).

For flux sensors, the failure distribution of "Sensor, Radiation" from [RAC 1997] was used: degraded output (53.3%; OORH [assumed 50%] and OORL [assumed 50%]), zero or maximum output (26.7%; OORH [assumed 50%] and OORL [assumed 50%]), and no output (OORL) (20%).

11. Transmitters

Failure modes distributions of transmitters of different sensors also were obtained from RAC [1997]. Their assumed failure modes were OORH and OORL. Therefore, some failure modes were further split, as described above for sensors. For the transmitter of a flow sensor, the failure distribution of "Sensor, Flow/Velocity, Transmitter" from [RAC 1997] was used: degraded output (50%; OORH [assumed 50%] and OORL [assumed 50%]), zero or maximum output (40%; OORH [assumed 50%] and OORL [assumed 50%]), and no operation (OORL) (10%). For the transmitter of a level sensor, the failure distribution of "Sensor, Level, Transmitter" from [RAC 1997] was used: degraded output (47.1%; OORH [assumed 50%] and OORL [assumed 50%]), zero or maximum output (35.3%; OORH [assumed 50%] and OORL [assumed 50%]), and no output (OORL) (17.6%). There are no data on failure distribution for the transmitter of a flux sensor. Thus, it was assumed that the OORH and OORL each are 50% of total failures.

6.3 Common-Cause Failures (CCFs)

The DFWCS consists of two identical CPUs that run identical software. In this study, the system failure of the DFWCS is defined as a loss of automatic control, implying that a CCF of either the CPU hardware or software will cause a system failure. Controllers may also experience CCFs since they have identical hardware and similar software, as do the sensors and transmitters that have redundancy. Therefore, CCF data on these modules and components are needed in the quantification.

Due to the lack of digital-specific CCF parameters and because developing a database for CCF parameters of digital components is beyond the scope of this project, it was decided that the generic beta factor suggested in the Advanced Light Water Reactor (ALWR) Utility Requirement Document (URD) [Electric Power Research Institute (EPRI) 1993], i.e., 0.05, be used. The ALWR URD does not specifically address digital components and suggests using the generic CCF parameter for components whose specific parameters are unavailable.

The use of the beta factor in developing CCF failure rates is summarized below.

CPU Modules

In this proof-of-concept study, the CCF of the CPU modules is treated as a failure of a "pseudo-component" that contains all of the major components of a CPU module. The failure rate of the CCF was calculated by adding the failure rates of the failure modes of all components contained in the "pseudo-component" and multiplying the sum by a beta factor. It is assumed that the CCF causes system failure, which is conservative because not all of the failure modes included in the pseudo-component cause system failure. In a more realistic application, the failure modes that fail and do not fail the system should be modeled separately.

Controller Modules

The CCF of the controllers is modeled in the same way as is the CCF of the CPU modules.

Sensors and Transmitters

The CCFs of each type of sensor and associated transmitter are quantified using the beta factor of 0.05. Note that not every such CCF would lead to system failure, and the failure effects as determined by the FMEA are reflected in the reliability model. For example, the CCF of steam flow sensors will switch the control from 3-element to 1-element control, and additional failures will have to take place to result in a system failure.

120v AC Buses and DC Power Supplies

The CCFs of the 120v AC buses and DC power supplies that support the controller modules are quantified using the beta factor of 0.05; each will cause the system to fail. As discussed in Section 3.3.6, the CCFs of the 120v AC buses and DC power supplies that support the CPU modules are quantified similarly, and have the same effect on the system, but for simplicity are modeled by including their contribution in the CCF of the CPU modules, not as a separate failure mode.

The effect of adverse operating environment on digital components should be accounted for in the quantification of the CCF beta factors. In particular, electromagnetic interference (EMI) is a unique phenomenon which may affect operation of digital systems by altering the signals processed by the systems. In general, the digital system design should take into consideration its operating environment to protect against EMI. Only unexpected EMI or failure of the protection mechanisms, e.g., shielding, should cause adverse EMI effects on the system. One possible way of accounting for the adverse effect of EMI is assuming that it would cause a system failure and modeling it as a single failure like a CCF. The failure rate of the single failure can be estimated by analyzing the potential causes, i.e., sources of unexpected EMI and failure of the protection mechanism. This type of analysis is beyond the scope of this study.

7. QUANTIFICATION

In this study, a Markov model of the digital feedwater control system (DFWCS) was developed and quantified. In general, the possible system states are defined in terms of the states of its components; hence, the number of system states grows exponentially with the number of components and may become unmanageable for detailed models, such as the model developed in this study. The issue of this explosion of states was addressed by truncating system failure sequences based on their order (i.e., the number of individual failures included in the sequence) and demonstrating that convergence of system failure probability is achieved. This is consistent with the understanding that the sequences with a larger number of failures needed to cause system failure tend to have lower probabilities. The Markov model was solved considering only those sequences with three or fewer failures, while estimating an upper bound error of truncation to demonstrate convergence of the system failure probability. Section 7.1 presents the results of the quantification of the Markov model. Section 7.2 presents an approximate method for quantifying the sequences, i.e., a quantification method using the rare event approximation (i.e., the simplified Markov model presented in Section 5.3). Section 7.3 provides a comparison of the results with the operating experience of the system. It should be pointed out that the failure parameters used in the quantification are weak, and it was decided not to include a list of dominant sequences in this report.

Uncertainty analysis and sensitivity analyses are discussed in Chapter 8.

7.1 Quantification of Markov Model

Chapter 5 discusses the Markov model of the DFWCS, including the analytical solution to the model. Equations (5-4) to (5-6) are used to quantify the sequences of failure modes identified in Chapters 3 and 4 that cause system failure. Table 7-1 summarizes this quantification. There are 112 single failures; 39,497 double-failure sequences; and 11,972,960 triple-failure sequences. The table also lists the probabilities of those sequences that do not cause system failure. They represent the maximum that may be missed in calculating the probability of system failure if the quantification is stopped at the respective numbers of failure modes (i.e., sequence order). For example, if the quantification is stopped at sequences with only one failure, i.e., the Markov transition diagram does not expand beyond layer 2 in Figure 5-2, there are 309 individual failures that do not cause system failure and they have a total probability of 0.47. With the quantification stopped at sequences with 3 failures, the upper bound of the error due to truncation becomes 0.02, demonstrating the decreasing trend of the error. This will be further illustrated below by using Figures 7-1 to 7-3.

It is an advantage of the method that the error of truncation can be estimated analytically which can be used in determining if convergence has been achieved. The last column shows the cumulative probabilities of system failure obtained by successively adding the contributions of the single failure modes, double sequences, and triple sequences. The contribution of single failures is the highest, followed by that of double failure sequences; the contribution from the triple failure sequences is only a small fraction of the total probability. The cumulative probabilities shown in the last column of Table 7-1 indicate that the total system failure probability is converging and should be fairly close to the actual system failure probability.

Table 7-1 Quantification of system failure probability and frequency.

	Number of sequences that cause system failure	Number of sequences that do not cause system failure	Probability of sequences with system failure	Probability of sequences without system failure	Total system failure probability (frequency per year)
Individual failure modes	112	309	0.051	0.47	0.051 (0.052)
Sequences of two failure modes	39,497	89,282	0.023	0.12	0.074 (0.077)
Sequences of three failure modes	11,972,960	24,871,719	0.0052	0.02	0.079 (0.083)

In general, higher order failure sequences could be generated and quantified to produce more accurate results. However, in this proof-of-concept study, quantification was stopped at the triple-failure level, since this is considered adequate to demonstrate the trend of convergence.

To better understand the results shown in Table 7-1 and the convergence criteria used for stopping expansion of the Markov transition diagram, numerical values that represent probabilities with and without system failure are labeled in Figures 7-1 to 7-3 if we stop expanding the Markov transition diagram at individual, double, and triple sequences, respectively. Note, the probability of being in the perfect state is always the same.

Using the total system failure probability (0.079, based on all failure paths with three or less component failures) in Equation (1-1), i.e., $f = -\ln[R(T)]/T$, the frequency of loss of automatic control of the DFWCS is calculated to be 0.083 per year⁽⁸⁾.

Some digital instrumentation and control system models may require that a very large number of sequences be quantified using the Markov method. The computational effort required may be tremendous, especially if one has to integrate multiple, interactive digital systems in the analysis. However, it should be recognized that the proposed approach inherently is capable of parallel processing because quantification of the sequences are not related to each other and can be processed independently. Therefore, a linear scalability of the quantification can be achieved by distributing the sequences onto multiple computers, and the results can be collected and combined. This offers a practical solution for the complexity and scale of digital systems.

⁽⁸⁾ In this study, the time period T used in the quantification was one year. It is more appropriate to use the refueling cycle length (18 months) as T, assuming that the system will be renewed every refueling.




Figure 7-1 Markov diagram for and quantification of individual failure modes




Figure 7-2 Markov diagram for and quantification of both individual and double sequences




Figure 7-3 Markov diagram for and quantification of individual, double, and triple sequences

7.2 Approximate Quantification of Markov Model

The failure sequences of the DFWCS were also quantified using an approximate quantification method, the rare event approximation described in Section 5.3. Since the frequency of failure for the DFWCS is dominated by single failures, the deviation from the exact result may not be as large as might be expected for a system that involves a greater degree of redundancy, e.g., a reactor protection system. Table 7-2 summarizes the frequency of loss of automatic control calculated using the exact and simplified methods.

Table 7-2 Frequency of loss of automatic control.

	Exact Method	Simplified Markov Model
Frequency of Loss of Automatic Control (per year)	0.083	0.12

Using the simplified Markov method, the probability of a component failing to one of the failure modes is calculated in a way that implies that the component has only one failure mode. In doing so, the competition between different failure modes is ignored, i.e., the non-occurrence of all other failure modes is not accounted for. The results of the table show that the frequency of loss of automatic control has a point estimate frequency of 0.083 per year, indicating that such an initiating event is not very rare. Due to this fact, the rare event approximation method (i.e., the simplified Markov method) only provides a rough estimate of the frequency.

7.3 Comparison with Operating Experience

In the plant for which the DFWCS of this study was primarily based on, the DFWCS initially was installed and first used in the early 1990s. Over the years, the system apparently has undergone significant modifications. Two failure events have been reported related to the system. In one, a maintenance-induced loss of 120v alternating current (AC) power to the main and backup CPUs, combined with the independent failure of the main feedwater-regulating valve positioner-selector solenoid valve, caused a low steam-generator level and automatic plant trip. This study models loss of power supply, i.e., 120v AC, which is an important contributor to the top event. The positioners are beyond the scope of this study. In the second event, the main feedwater valve (MFV) controller generated a slowly increasing signal, leading to an increase in steam-generator level and the reactor was manually tripped. The cause of the failure was most likely electromagnetic interference due to inadequately shielded cables. The MFV controller generating a drifting demand signal is a failure mode of the system that the model used in this study does not explicitly consider; however, arguably, it is covered by one of the failure modes of the MFV controller, e.g., the MFV controller microprocessor. One complete loss of feedwater control (from modeled failure modes) in 30 reactor-years of operating experience is not inconsistent with the estimated mean frequency for loss of automatic feedwater control of 0.08 per year for one DFWCS. Note, there are a few reasons the results of this study may not be suitable to compare with operating experience: (1) the model does not take into consideration that manual control may be possible for some of the failure sequences, and (2) as stated in Chapter 6, the failure parameters used in this study have very large uncertainty.

8. UNCERTAINTY ANALYSIS AND SENSITIVITY CALCULATIONS

In a probabilistic risk assessment (PRA), three types of uncertainties need to be considered: parameter, model, and completeness uncertainty. Typically, parameter uncertainty is addressed by assessing the uncertainties associated with the parameters used in the model and propagating them through the PRA model. Modeling uncertainty is addressed by identifying modeling assumptions and performing sensitivity calculations to evaluate the impacts of alternative assumptions and modeling methods on the results. Incomplete PRA scope or incomplete PRA level of detail can be addressed by using screening or bounding analyses to demonstrate that the missing items are not risk significant.

In this study, parameter uncertainty is addressed in the typical way, as documented in Section 8.1. Modeling uncertainty analysis is addressed by documenting the assumptions made in developing the model and comparing with models developed using dynamic methods. Due to limitations in the state-of-the-art and lack of detailed design information, no sensitivity calculations were performed to evaluate the effects of alternative assumptions. Section 8.2 provides a summary of the assumptions and possible ways of addressing them. Chapter 10 is a high-level comparison of the model developed in this study with those of the dynamic methods [Aldemir 2009], and can be considered a way of addressing some aspects of modeling uncertainty. Completeness uncertainty was dealt with in a limited way by identifying sources of incompleteness in the probabilistic model developed, and they are briefly discussed in Section 8.3.

The simplifications and assumptions made in this study can be characterized as addressing either (1) scope and level of detail limitations or (2) state-of-the-art limitations. Scope and level of detail limitations represent those that can be removed by expanding the scope of the study and increasing the level of detail of the model. These limitations are not inherent limitations of the method developed in this study. State-of-the-art limitations represent weaknesses in the state of the art and might be resolved by performing additional research. Sensitivity calculations can be used to demonstrate the importance of the needed research. The simplifications and assumptions associated with each group of limitations are identified in Sections 8.2 and 8.3.

Regarding software reliability, this study accounts for the normal behavior of software by using a simulation tool that runs the actual software of the system to determine the system response to postulated hardware failures. This study also includes placeholders for software failure events, assuming that the basis for modeling software failure in this way can be established. It remains to be seen whether such a basis can be established and accepted by the PRA community. In addition, methods for quantifying software failure rates and probabilities have to be developed (in this study, arbitrarily chosen failure rates are included for the placeholder software failure events). Quantification of software reliability is a limitation in the current state of the art.

The treatment of software reliability in this study contributes to all three types of uncertainty. There is parameter uncertainty because the values of the failure rates for these failures have wide variability, model uncertainty because there is currently no widely accepted model for quantifying and modeling these failures, and completeness uncertainty because it is not known whether the scope and level of detail of these failures is appropriate, and not all possible failures have been modeled.

In order to demonstrate the usefulness of the reliability model developed in this study, Section 8.4 documents some calculations that were performed to evaluate the importance of

selected digital design features of the digital feedwater control system (DFWCS). The digital features of interest include redundancy in the central processing unit (CPU), the external watchdog timers (WDTs), the controller demand feedback to CPUs, and out-of-range (OOR) checking of analog signals.

8.1 Parameter Uncertainty

The failure parameters needed to quantify the reliability model of the DFWCS include the failure rates of individual components, the distribution of failure modes of each component failure, and a beta factor that is used to model the common-cause failures (CCFs) of components or modules. Table 6-1 lists these data, including their uncertainty parameters. Chapter 6 provides additional information on the estimation of failure parameters, and NUREG/CR-6962 [Chu 2008a] documents details of the data analyses. Due to recognized weaknesses in the data, the data values are used in this project solely to demonstrate the reliability methods and exercise the reliability models. They are not appropriate for quantifying models that are to be used in support of decision-making (e.g., regulatory decisions or design changes). In this chapter, an uncertainty analysis is undertaken by propagating the parameter uncertainties shown in Table 6-1. In this analysis, the state-of-knowledge-correlation (SOKC) has to be accounted for since it may significantly affect the final result as shown by Apostolakis [1981] and Chu [2008b].

The parameter uncertainties can be propagated by sampling the distributions of the parameters and using them in quantifying the system failure probability. The following distributions are assumed for failure parameters:

1. The failure rate of a component is lognormally distributed;
2. The probability of occurrence of a failure mode in a failure-mode distribution is uniform; and
3. The beta factor is assumed to be lognormally distributed.

Parameters that characterize the distributions, e.g., the mean value and error factor for a lognormal distribution, and the upper bound and lower bound for a uniform distribution of a failure-mode probability in a failure-mode distribution, are used to generate samples of the failure rate of individual failure modes. Selection of the uncertainty bound for the failure-mode distributions in Table 6-1 guarantees that the sum of the samples of failure-mode probabilities of a failure-mode distribution is 1.0. In each quantification step, the failure rate of each component failure mode is obtained by multiplying the sample of a component failure rate by a sample of the probability of the corresponding failure mode of the failure-mode distribution. CCF rates are calculated as the products of samples of the beta factor and the component failure rates.

To reduce the number of CCFs in the model, the CCFs of the CPU and controller modules each are represented by a single failure event whose rate is determined by multiplying the lumped failure rate of all components in a CPU or a controller module by a beta factor. It is noted that CCF of the CPU power supplies is included as a part of the CPU module CCF, but the CCF of the controller power supplies are modeled separately because they are depended upon by all four controllers.

As mentioned previously, in accounting for the propagation of the uncertainties in the parameters, an issue to consider is the SOKC. Chu [2008b] demonstrated the impacts of the

SOKC on top events of a PRA showing that the impacts of correlation are significant if the number of identical components and/or the error factor in the distribution of component failure rate is relatively large.

The DFWCS employs several identical components in its modules, e.g., current loops are used for analog inputs and outputs (I/O), and solid-state switches are used for digital I/O as discussed in Chapter 3. In this study, to take the SOKC into account, those components using the same failure parameters are considered correlated; thus, all current loops or solid-state switches of different modules are deemed to be correlated. In addition, the same beta factor with a mean value of 0.05 is used to model all CCFs, thus, the beta factors used for different CCFs also are correlated.

To account for the SOKC, a large number of sets of samples should be generated from the parameter distributions of Table 6-1, using each once in quantifying the probability of the top-event (in this case, the system failure). The resulting samples of system-failure probabilities then are used to estimate the statistical characteristics of the system-failure probability or frequency, such as the mean, median, and 5th and 95th percentiles. For example, a single sample taken from the failure-rate distribution of a current loop is employed for all current loops of the DFWCS model for that particular sample calculation. Similarly, a sample taken from a failure-mode distribution becomes the failure-mode distribution of all components that share the same such distribution. In each step of the quantification, a failure rate for each component failure mode is obtained by multiplying a sample of the component failure rate by a sample of the corresponding failure-mode probability taken from the failure-mode distribution. In the same way, samples of beta factor of CCFs are generated and used, i.e., a sample of the CCF rate is obtained by multiplying a failure-rate sample of a single component or a lumped failure-rate sample of a module by a sample of the beta factor.

Due to time constraints in this study, only 1000 samples were generated and used as input to the quantification. The mean value of the calculated system-failure probabilities is 0.067, i.e., smaller than the point-estimate system-failure probability of the base case (0.079). The 5th, 50th, and 95th percentiles of these probabilities are 0.012, 0.032, and 0.23, respectively. More accurate results are expected with more samples.

Table 8-1 summarizes the results of an uncertainty analysis of the frequency of loss of automatic control. The mean frequency is 0.069 per year, with an error factor (square root of the ratio of the 95th and 5th percentiles) of 4.7. Note that the frequency is related to the system failure probability, $P(T)$, by the equation $frequency = -\ln[1 - P(T)]/T$, where T is one year.

Table 8-1 Results of uncertainty analysis for frequency of loss of automatic feedwater control (per year).

5 th Percentile	Median	95 th Percentile	Mean	Point Estimate
0.012	0.033	0.26	0.069	0.079

8.2 Modeling Uncertainty

As mentioned previously, modeling uncertainty is typically addressed by identifying modeling assumptions and performing sensitivity calculations to evaluate the impacts of alternative assumptions and modeling methods on the results. In this study, the treatment of modeling uncertainty was limited to documenting the assumptions made in developing the model and comparing with models developed using dynamic methods. Due to limitations in the state of the art and lack of detailed design information, no sensitivity calculations were performed to evaluate the effects of alternative assumptions.

Many of the assumptions made in this study contribute primarily to completeness uncertainty and are addressed in Section 8.3. A few modeling assumptions are listed below with references provided to earlier chapters where more discussion is available.

- Typically, a component has more than one failure mode. A component is assumed to fail only once in a given failure sequence, i.e., after one failure mode of the component has occurred, other modes cannot occur for the same component. Section 3.3 provides more discussion of this assumption.
- Due to lack of detailed design information, failures of different components are assumed to be independent of each other (regardless of how they are physically wired together). Section 3.3 provides more discussion of this assumption.
- Components of the system cannot be repaired or replaced while the system is operating. Section 5.4 discusses how repair can be accounted for in a Markov model, e.g., using the simplified Markov model as a quantification method.
- Due to state of the art, some assumptions are made regarding the failure modes, failure effects and failure detectability of components. They are discussed in Chapter 3 and Appendix A.
- Due to lack of detail design information, assumptions are made regarding the arrangements of alternating current and direct current power supplies to the system. Section 2.6 provides more information on these assumptions.

8.3 Completeness Uncertainty

Completeness uncertainty relates to contributions to risk that have been excluded from the PRA model. Lack of completeness is not in itself an uncertainty, but recognition that some risk contributors may be missing from the PRA model. The result is, however, an uncertainty about where the true risk lies. In this study, completeness uncertainty was dealt with in a limited way by identifying sources of incompleteness in the probabilistic model developed, as follows:

- Lack of a thermal-hydraulic plant model that interfaces with the DFWCS – by definition, this study uses “traditional” methods and does not explicitly model the plant physical processes. As discussed in Sections 3.4 and 4.4, drifting signals are difficult to model with or without a plant model. The contribution of this failure mode to system failure can be captured by conservatively assuming that system failure would result. The sensitivity

calculation on OOR checking and deviation logic discussed in Section 8.4 provides a way of estimating the importance of drifting signals.

- Lack of modeling of manual control of feedwater – This study assumes the plant is operating at full power, and models the loss of automatic control of feedwater, i.e., no consideration is given to the possibility of manual control. In general, it is possible to examine the individual failure sequences to determine if feedwater could be manually controlled using the valve positioner and pump turbine speed controller.
- Lack of consideration of the impact of adverse environments on the digital systems – This study assumes that the system is not subject to adverse environments, e.g., loss of heating, ventilating, and air conditioning (HVAC) and exposure to electromagnetic interference (EMI), because the system is inside the control room which has good room cooling and should be protected against EMI. Impact of loss of HVAC is considered insignificant as discussed in Section 2.6. Section 6.3 indicates that EMI impact can be modeled by evaluating sources of unexpected EMI and failure of the protection mechanisms.
- Lack of a detailed model of connected digital systems – It is recognized that the main feedwater valve (MFV) positioners and turbine controllers are also digital systems. Due to lack of design information, they were considered beyond the scope of this study. In general, the method of this study can be applied to model these digital systems.
- Modeling function of external watchdog timers (WDTs) only – The external WDTs monitor the toggling signal from a digital output of the main or backup CPU and send out the status signal (digital) of the main or backup CPU to the MFV, bypass feedwater valve (BFV), and feedwater pump (FWP) controllers. In this study, the functions of the WDTs are considered (e.g., identification of the WDT-detectable failures) while the failure modes of the WDTs are not modeled due to a lack of design information of the WDTs. The failure modes of WDTs, which could be either a failure to indicate the failure status of the associated CPU when the CPU is failed or a spurious signal output indicating that the CPU is failed when it is not, can be accounted for by including failure modes of the WDT components that may contribute to the two failure modes in the reliability model.
- Simplified model for BFV and pressure differential indicating (PDI) controllers – As discussed in Section 3.3.5, the BFV controller automatic/manual status signal can cause a system failure and the PDI controller may inadvertently take over the control normally performed by the MFV controller. Both failure failure modes are included in the DFWCS model, and no other failure modes of the BFV and PDI controllers are included. In general, other failure modes of the controllers may contribute to the two failure modes that are included in the model, and the method of this study can be used to model them.
- Identification of failure sequences with more than three failures – The approach developed in this study addresses the state explosion issue by limiting the number of independent failures assumed in the failure sequences while demonstrating that convergence has been reached. This is a concept similar to that of cutset truncation typically done in a PRA. It is likely that more efficient generic software algorithms and tools can be developed to facilitate generation and quantification of higher order sequences.

- Failure modes – This study uses publicly available generic hardware failure modes of the components of the DFWCS and includes high-level failure modes of the software. It is recognized that some of the failure modes may not be complete and associated failure mode distributions may not be accurate. Software failure modes that are appropriate for inclusion in a reliability model also need to be established. Since software failures are beyond the scope of this study, the model only includes a couple of placeholder events for software failure (see Section 3.3.1). An example software failure mode that is not modeled is a failed output that is outside the acceptable range and detectable. This raises the question as to whether or not failure modes should be defined in terms of individual output signals of the CPU. It is clear that given the number of output signals associated with a CPU, this would result in a very large number of software failure modes, a number that would quickly become unmanageable when considering combinations of these output signals. Also, as stated in Section 3.3.1, the failure modes of the microprocessors of CPU modules considered in this study are at the same level of detail as those assumed for software (i.e., they are also not defined in terms of specific output signals of the CPUs). In the case of a failed output that is outside the acceptable range and detectable, the failure mode would likely be detected by the feedback signal from the MFV to the CPU. The failure modes considered in this study represent higher level failure modes whose completeness should be further examined as suggested in Chapter 11. The lack of completeness in identifying digital system component failure modes is a limitation in the current state of the art.
- Failure parameter database – This study uses publicly available component failure data at the level of detail of the model, and for some components performed an Hierarchical Bayesian Method analysis to account for variability of data from diverse sources. In the case of CCFs, practically no data is publicly available. It is recognized that better parameter data are needed in order to have confidence in the quantitative results. The lack of applicable failure parameter data is a limitation in the current state of the art.

Some other sources of completeness uncertainty include the following items, all of which are out of the scope of this proof-of-concept study: human reliability analysis associated with digital systems and human system interfaces (including indication errors), modes of operation other than full power, and software reliability.

8.4 Sensitivity Calculations

A few sensitivity analyses were carried out in this study to assess the benefits of different design features on the DFWCS reliability. The following design features were selected because of their potential impact on the DFWCS reliability:

1. A backup CPU that becomes the controlling CPU during the occurrence of a main CPU failover;
2. A WDT of the main/backup CPU that triggers a failover given the occurrence of certain failures;

3. Demand feedback signals from controllers to CPUs that are used to detect deviations between the CPU calculated demands and the controller demand outputs. A failover of the main CPU will occur when the deviations are large; and
4. Deviation logic of the CPUs.

To assess the benefits of each design feature, a sensitivity analysis was performed assuming the feature is unavailable, and the resulting system failure probability was compared to that of the base case.

8.4.1 Benefit of Redundancy in CPU

The DFWCS system benefits significantly from having redundant CPUs, as is evident from the number of failover occurrences initiated either by software or hardware that are identified in the failure modes and effects analyses (FMEAs) of Appendix A. Many individual failures would become single failures were it not for the backup CPU. The sensitivity analysis performed here compares the system-failure probabilities with and without the backup CPU.

In the sensitivity calculation, all failures that initiate a failover were assumed to cause a system failure, and a new rule was created in the automated FMEA tool to capture such system failures. The new rule states that a system failure occurs whenever there is a failover request; this is a slightly conservative assumption because some failures that initiate failovers do not necessarily fail the system. For example, according to the main CPU FMEA in Appendix A, a failed out-of-range high (OORH) or failed out-of-range low (OORL) of the analog input signal steam generator (S/G) 11 Level #1 of the main CPU will be detected, whereupon the other input S/G-11 Level #2 will be used for the control. A failover to the backup CPU will occur after a delay if the backup CPU is available. However, should the backup CPU be unavailable, the DFWCS will not fail if the other input S/G 11 Level #2 is valid.

The findings from the automated FMEA tool show that when there is no backup CPU, the total number of individual failures decreases from 421 to 290, but the number of such failures that directly result in system failure increases significantly from 112 to 170. Without the backup CPU, the failure probabilities of single, double, and triple sequences are 0.13, 0.024, and 0.0013, respectively. The total failure probability is around 0.15, yielding a loss of feedwater initiating frequency of 0.16 per year, compared with only 0.083 per year for the base case.

8.4.2 Effectiveness of Watchdog Timers

A WDT primarily monitors a digital output signal reflecting the status of a microprocessor. In the DFWCS, each of the main and backup CPUs has an external WDT. The FMEAs for the main and backup CPUs in Appendix A indicate that some failures are detectable by the WDTs and result in failovers. A sensitivity analysis was performed assuming that watchdog-detectable failures become single failures in the absence of the timer.

Similar to the backup CPU sensitivity analysis, a new rule was created in the automated FMEA tool to capture system failure and evaluate its probability assuming the WDTs are not available. It states that any WDT-initiated failover becomes a single failure.

Without the WDTs, the total failure probability of the system increases only slightly to 0.088 (corresponding to a frequency of 0.092 per year) from 0.079 in the base case. This result reflects the limited number of WDT-detectable failures.

8.4.3 Benefit of MFV Demand Feedback Signals

A specific design feature of the DFWCS is that the controllers send demand outputs back to the CPUs, as well as to the regulating valves and the pump. For example, the MFV controller sends demand output to the main feedwater-regulating valve as well as back to the CPUs. The CPUs compare the demand feedback to the calculated MFV demands. If the controlling CPU detects a large deviation between them, its application software will initiate a failover. If the main CPU calculates the MFV demand incorrectly due to internal failures of the main CPU module, such as a multiplexer failure, the backup CPU will take over and automatic control continues, which is an obvious benefit afforded by the deviation logic. However, if a large deviation is caused by certain failures of the MFV controller, the backup CPU also will be failed by the same deviation logic. It should be noted that the deviation logic will not capture a fail low of the MFV controller demand. Instead, it is considered to cause a system failure, captured by Rule 6 in Section 4.2.6, because the PDI controller that is not included in the reliability model will detect this failure first and take over (resulting in the need for manual system control).

Taking the MFV controller feedback as an example, a sensitivity analysis was performed by disabling the failover logic in the case of a large discrepancy between the demand feedback and the CPU calculated demand. It was assumed that the system fails when the MFV demand feedback deviates from the CPU calculated demand, e.g., a failed high of the demand feedback was assumed to cause a large deviation, initiating a failover.

Without the MFV deviation logic, the total DFWCS failure probability increases slightly from 0.079 to 0.080, corresponding to a loss of feedwater initiating frequency of 0.083 per year, essentially the same as that for the base case. This also suggests that the MFV demand-deviation logic is designed and effective only for a limited number of failures, i.e., MFV demand-related failures, and does not significantly improve the DFWCS reliability.

8.4.4 Benefit of Deviation Logic

This sensitivity analysis evaluates the benefit of the deviation logic of the CPU modules described in Section 2.1, i.e., (1) OOR and high rate of change (validity checks) for input signals, such as S/G level, feedwater flow and steam flow signals; (2) deviation checks, if redundant signals of the same type are valid; and (3) deviation checks for the controller demand feedback signals (for both the MFV and FWP controllers). Note that the latter is the same as the sensitivity analysis described in Section 8.4.3 except that both the MFV and FWP signals are considered. This sensitivity analysis is also related to that of the backup CPU since many OOR failures of analog signals will initiate a failover to the backup CPU.

For this sensitivity analysis, it was assumed that the deviation logic is disabled, i.e., there are no validity and deviation checks. Therefore, if a sensor input is OOR, it will lead to the control algorithms using incorrect values and generating incorrect output values. This was conservatively assumed to be a system failure. A rule was created that specifies a system failure when any of the following analog inputs to the controlling CPU is out of range: Feedwater Flow # 1 and #2, S/G 11 Level #1 and #2, Steam Flow #1 and #2, FWP A Feedback, and S/G 11 MFV Feedback. The rule was not applied to other analog input signals, such as

neutron flux signals, since their failures do not affect the system status, as denoted in the main CPU FMEA table of Appendix A.

With all deviation logic disabled, the number of individual failures leading to system failure increases to 179 from 112 in the base case. The total probability of system failure increases from 0.079 to 0.31 (corresponding to a frequency of 0.37 per year). The reasons for the large increase in system failure probability are due to (1) high failure rates of sensors and transmitters comparing to those of other components, (2) both validity checking and deviation checking for sensor input signals are disabled, and (3) deviation logic for both MFV and FWP demand feedback signals are disabled. If only the validity checking is disabled (i.e., the CPUs still compare redundant input signals), then the impact on system-failure probability may not be nearly as great, because some of the signal failures that were assumed to lead to system failure in this sensitivity study might instead result only in a failover to the backup CPU, as discussed in Section 2.1.

In this study, it is assumed that a drifting input signal to a CPU module will eventually fail OOR and thus can be detected by validity checking. The sensitivity calculation appears to suggest the effect of this assumption may be significant (and non-conservative). In reality, the deviation logic is always active. Therefore, even if the drifting signal does not drift OOR, the deviation checking should be able to prevent system failure (by initiating a failover to the backup CPU or switching from 3-element control to 1-element control) for all drifting signals except for those drifting level signals due to failures of level sensors or transmitters or drifting feedback demand signals due to failures of the MFV and FWP controllers (since, in these cases, both the main and backup CPUs would receive the faulty signal). However, feedback demand signals that drift OOR due to MFV or FWP failures are currently modeled as leading to system failure. Therefore, only the drifting level signals due to sensor or transmitter failure are currently treated in a non-conservative manner. As such, consistent with the last insight from the previous paragraph, the effect of this assumption is not as large as indicated by the sensitivity calculation.

The assumption on drifting signals can potentially be addressed in the future by refining the definition of drifting failure modes into two types, within and outside the range, and (1) including and accounting for the failure modes of drifting within the range in the automated tool, or (2) including plant dynamics (i.e., incorporating a model of plant response) to simulate the impact of such failure modes. Including plant dynamics could help capture the subtle timing aspects of the performance of the DFWCS. However, the drifting signal issue is likely to be difficult to address even with a model of the plant included in the automated tool.

8.4.5 Summary of Sensitivity Analyses

Table 8-2 summarizes the sensitivity analyses. It shows that the benefits of both the design of the MFV demand feedback and the external WDTs. Deviation logic offers more benefits to the system reliability than does the backup CPU because the majority of analog input failures that are identified by the deviation logic can be corrected for without failing over to the backup CPU (i.e., they would not result in system failure even if no backup CPU were present). It should be pointed that uncertainty and sensitivity analyses can be valuable for providing relative comparisons and insights when failure parameter data are of limited quality or quantity, as is the case for this proof-of-concept study. For example, in Table 8-1, the mean value is close to the point estimate, indicating that the mean estimate is not sensitive to the large uncertainties of the component failure rates used.

Table 8-2 A summary of sensitivity analyses.

Sensitivities	System failure probability of singles	System failure probability of doubles	System failure probability of triples	Total probability of all failures (initiating frequency per year)
Base case	0.051	0.023	0.0052	0.079 (0.083)
No backup CPU	0.13	0.024	0.002	0.15 (0.16)
No external WDT	0.058	0.024	0.005	0.088 (0.092)
No MFV feedback	0.051	0.023	0.0052	0.080 (0.083)
No deviation logic	0.25	0.051	0.0045	0.31 (0.37)

9. COMPARISON WITH DESIRABLE CHARACTERISTICS

Chapter 2 of NUREG/CR-6962 [Chu 2008a] presents a set of desirable characteristics for reliability models of digital systems. This section details the way the proof-of-concept model described in this report incorporates or fails to incorporate those desirable characteristics. The discussion of how the characteristics are addressed is organized in the following nine subsections corresponding to the nine categories of characteristics. First, each desirable characteristic is stated, followed by a description of how well the model meets it. The reader is encouraged to review the background information provided for each criterion in NUREG/CR-6962 [Chu 2008a], Chapter 2.

Based on the comparison of the proof-of-concept model to the set of desirable characteristics below, a number of limitations in the state-of-the-art were identified. These limitations represent areas of potential additional research as specified in Section 11.3.

9.1 Level of Detail of the Probabilistic Model

- 1.1** *A reliability model of a digital system is developed to such a level of detail that captures the design features affecting the system's reliability, provides the output needed for risk evaluations, and for which probabilistic data are available.*

As described in Chapter 3, the digital feedwater control system (DFWCS) was decomposed into three levels of detail: system, module, and component. This study defined a module as a major component that contains a microprocessor and its directly associated components. Examples of components of the modules are the analog/digital (A/D) and digital/analog (D/A) converters, microprocessors, random-access memory (RAM), read-only memory (ROM), multiplexers (MUX), demultiplexers (DEMUX), and some analog input and output devices, such as current loop devices. The failure modes for these generic components are included in the model. The level of detail of analysis in the model is characterized by the signals processed by these components, and the simulation tool that runs a slightly modified version of the software of the major modules of the DFWCS.

The level of detail of this study, i.e., at the generic component level, captures most of the design features of the DFWCS, particularly the normal behavior of the software of the system, and allows the contributions of the components to system reliability to be included in the reliability model. The model of the DFWCS allows for estimation of the frequency that loss of automatic control takes place, which is the top event and can be used in a probabilistic risk assessment (PRA), thereby satisfying the objective of demonstrating the underlying method. It is possible to envision lower levels of detail, e.g., stuck-at-one or stuck-at-zero faults, that can capture lower level design details. However, developing reliability models for the whole system at the lower levels is not likely to be feasible due to the complexity of the model and the lack of lower level failure parameters and supporting analysis tools similar to the simulation tool developed in this study.

9.2 Identification of Failure Modes of the Components of a Digital System

- 2.1 *A method is applied for identifying failure modes of the basic components of the digital system and their impact on the system. This method provides a systematic way of carrying out this identification such that there is confidence that the failure modes obtained are as complete as possible.*

Two main processes were used to identify the failure modes of the components of the DFWCS. The first process consisted of reviewing in detail the failure modes described in the plant's hazards analysis, i.e., basically the failure modes and effects analysis (FMEA) of the licensee using the system on which this case study is primarily based. The second process involved reviewing the literature about failure modes of digital components. As indicated in Section 8.3, due to limitations in the state-of-the-art, the completeness of failure modes is considered an area where more work is needed. Also, as discussed in Chapter 6, this need applies to the failure parameters needed to support reliability modeling at this level of detail. In addition, the continual advances in digital instrumentation and control (I&C) technology may significantly impact the set of component failure modes (e.g., adding and/or eliminating some failure modes) and component reliability.

The impact of each failure mode identified and of combinations of the identified failure modes was determined using the simulation tool described in Chapter 4. This tool systematically establishes the impact on the DFWCS of a very large number of these combinations. The combinations that are not studied, i.e., those having more than three failure modes, are considered to have a small or negligible contribution to the frequency of loss of automatic control of the DFWCS.

- 2.2 *Supporting analyses are carried out to determine how specific features of a design, such as communication, voting, and synchronization, could affect system operation. These analyses determine whether the specific design features could introduce dependent failures to be modeled.*

Communication between the modules of the system and between the components of each module was studied carefully, and appropriately included in the FMEA and reliability model. The use of Microlink as a means of communication has no effect on automatic control of feedwater. The DFWCS does not vote, nor carry out any significant synchronization functions. It is recognized that many digital systems, including some safety-related systems, rely on communication, voting, and synchronization to function properly, and these features have to be correctly included in their reliability models. On the other hand, the DFWCS has some important features, such as the use of watchdog timers (WDTs), and their treatment is discussed below in Section 9.4, "Modeling of Dependencies."

- 2.3 *Failure modes that have occurred in the operating experience are examined and their applicability to the digital system being studied is considered.*

A manual reactor trip occurred at the plant where the DFWCS was operating due to drifting demand signal from the main feedwater valve (MFV) controller. While the drifting signal to the main feedwater regulating valve (MFRV) is not modeled explicitly, it can be argued that this failure mode is covered by other failure modes of the MFV controller,

i.e., out-of-range (OOR) demand signals. In another incident at the plant, a maintenance-induced loss of 120v alternating current (AC) power to the main and backup central processing units (CPUs) together with an independent failure of the MFRV positioner-selector solenoid valve caused a low steam-generator level and automatic plant trip. This study models loss of power to the CPUs as a cause of loss of automatic control, which is an important contributor to the top event.

- 2.4 *The probabilistic model of the digital system accounts for the possibility that the system may fail due to incorrect design requirements, or due to correct requirements that are not correctly implemented into the system.*

This characteristic was not addressed explicitly because these kinds of failures usually are not considered in a typical reliability model, i.e., a specific failure event representing incorrect design requirements was not included in the model, though such failures could be considered to fall under the software failure placeholder events (which are discussed in Section 9.3). Further, there was insufficient information available to the study team to assess the adequacy of design requirements. On the other hand, the use of the simulation tool allows some software design issues to be identified, e.g., two potential design weaknesses were identified and discussed in Chapters 3 and 4.

9.3 Modeling of Software Failures

- 3.1 *Software failures are accounted for in the probabilistic model.*

Quantitative software reliability is beyond the scope of this study. Nevertheless, the FMEA and reliability model consider some basic software failures, such as common-cause failure (CCF) of the software of the main and backup CPUs. Two types of software failure modes are considered: software continues running but generates erroneous results, and software stops running. In addition, the simulation model accounts for the performance of software given the occurrence of one or more component failures.

It should be pointed out that a commonly accepted basis for modeling software failures probabilistically has not been established yet and additional research is needed, although it seems to be supported by previous work in Chu [2006].

- 3.2 *Modeling of software failures is consistent with the basis of how they occur, that is, software failures happen when triggering events occur.*

Qualitatively, using high-level software failure rates in the model is consistent with this basis, but considering software reliability quantitatively is beyond the scope of this study. In order to quantify the contribution of software failures, quantification methods for software reliability need to be further developed. Additional research in this area needs to be done.

- 3.3 *Modeling of software failures accounts for the context/boundary condition in which a software is used.*

This criterion was not addressed because quantifying software reliability is beyond the scope of this study.

- 3.4 *The model of the software includes the “application software” and the “support software.”*

The use of high-level software failure rates does not specifically differentiate between the two types of software failures. However, in principle, the contributions from both types can be included in the failure rates.

9.4 Modeling of Dependencies

Dependencies Due to Communication

- 4.1.1 *Inter-system failure propagation is addressed, and modeled as applicable.*

The plant has a separate DFWCS for each of its two loops, but the scope of this proof-of-concept study covers only one DFWCS. The interfaces of the DFWCS with other systems through the system's input and output are modeled by considering failure modes of the associated signals. For example, the model covers the two DFWCSs' exchange of MFV demand signals that are used in calculating feedwater pump (FWP) demand. However, the model excludes the reactor trip and turbine trip signals received by the system; their failures are omitted because they would be addressed as separate initiating events in a plant PRA.

- 4.1.2 *Inter-channel failure propagation is addressed, and modeled as applicable.*

The DFWCS does not have “channels.” However, it has two redundant CPU modules that can be interpreted as “channels.” Hence, the interactions between the main and backup CPUs were studied in detail, and the potential propagation of failures between them was considered in the FMEA and reliability model. The simulation tool accounts for propagation of failures within the DFWCS.

- 4.1.3 *Intra-channel failure propagation is addressed, and modeled as applicable.*

The DFWCS does not have redundancy within each of its modules; hence, this criterion is not applicable.

Dependencies Due to Support Systems

- 4.2.1 *Loss of power to safety-related digital systems is modeled. It is important to note that there may be cases where loss of power generates an actuation signal, i.e., the system or component fails safe. If this is the case, loss of electric power is not modeled as a cause of failure on demand of the system or component. Instead, it is modeled for the generation of a spurious signal.*

The dependencies of the modules of the system on electrical power were considered and included in the FMEA and reliability model.

- 4.2.2 *If dependencies on heating, ventilation, and air conditioning (HVAC) are relevant, they are modeled.*

The dependencies on HVAC were not considered significant, as stated in Section 2.6.

- 4.2.3 *Other potential dependencies on support systems are considered, and modeled as applicable.*

No other relevant dependencies were identified.

Dependencies Due to Sharing of Hardware

- 4.3.1 *The digital systems of a plant are examined to determine if there are dependencies due to sharing digital hardware. Any relevant dependencies are modeled.*

Dependencies due to sharing hardware were identified and covered in the FMEA and reliability model. An example of this type of dependency is that during normal operation, the MFV, the bypass feedwater valve (BFV), and the FWP controllers use the demand signals from the main CPU. The failure of this CPU would affect these three controllers. If the failure of the main CPU is detected, a failover to the backup CPU would occur; then, these three controllers would depend on the signals from the backup CPU.

- 4.3.2 *The effect of sensor failures on the digital system and on other components or systems of the plant are evaluated and included in the probabilistic model.*

The main and backup CPUs receive signals from plant sensors that are common to both CPUs. The FMEA and reliability model include this dependency on sensors.

- 4.3.3 *The failures of devices that process the output of redundant channels of a system are modeled.*

The DFWCS does not have "channels," but has two redundant CPU modules that can be interpreted as "channels." The controllers of the DFWCS, such as the MFV and FWP, process the output of the two. The FMEA and reliability model include failures associated with the controllers.

- 4.3.4 *Failure of a digital system may trigger an initiating event with possible additional failures of mitigation features. This dependency also is included in the model, as applicable.*

The reliability model of the DFWCS is intended to evaluate the frequency of the initiating event, "loss of automatic control by the DFWCS." The scope of this proof-of-concept study did not include considering a degradation or loss of features that offer mitigating capabilities after an initiating event; hence, this criterion is not applicable.

Modeling of Fault-Tolerant Features

- 4.4.1 *The deterministic analysis of the digital system identifies those failure modes of a component that the fault-tolerant features can detect and the system is able to reconfigure itself to cope with the failure. The probabilistic model only credits the ability of these features to automatically cope with these specific failure modes. It considers that all the remaining failure modes cannot be automatically tolerated.*

Each failure mode of the components of the modules was explored fully to identify those failure modes that the fault-tolerant features of the DFWCS can detect, e.g., WDTs, OOR and rate of change checks of analog signals, feedback of the controller output signals, and exchange of status information among the modules. The probabilistic model only credited the ability of these features to cope automatically with the appropriate specific failure modes. In the model, the remaining failure modes cannot be automatically tolerated.

Note, while the fault-tolerance features of the DFWCS are accounted for in this study, other such features (such as different hardware redundancy techniques and software fault-tolerance design) can be applied to digital system designs. The ability to account for other fault-tolerant features remains to be demonstrated.

- 4.4.2 *When applying a value of “fault coverage” to the probabilistic data of a component, the types of failures that were employed in the testing used to derive this value are known. No credit for fault coverage is given to those failure modes that were not included in the testing. This also would apply when using a value of fault coverage from a generic database or the literature.*

As mentioned above, whether or not a component failure mode can be detected was assessed based on the available design information. The probabilistic model did not use values of “fault coverage” and so this criterion is not applicable. In this study, for each failure mode associated with a CPU module which has an independent WDT, plant information and an understanding about how the system works were used to determine if the effect of each failure mode on the module can be detected by its WDT and/or the application software. Some failure modes are considered detectable and others are not. The probability that an individual failure mode or sequence is detected by the WDT was assumed to be either one or zero given that the WDT functions properly. In this sense, the coverage is automatically accounted for in the probabilities of all failure sequences. However, due to limitations in the state of the art for FMEA, whether or not the failure modes of some components, such as a RAM, can be detected by the fault tolerance features was determined subjectively. The concept of fault coverage can be used to improve this treatment. In general, fault coverage can be used to adjust the component failure rates, as in Aldemir [2009].

- 4.4.3 *Information from a generic database about a specific probabilistic datum of a component, such as a failure rate, is reviewed to assess whether it was adjusted for the contribution of fault coverage. If so, this datum may be used in a probabilistic model, but no additional fault coverage is applied to this component, unless it can be shown that the two fault coverages are independent.*

As stated above, this criterion is not applicable, as the probabilistic model did not use "fault coverage."

- 4.4.4 *A fault-tolerant feature of a digital system (or one of its components) is explicitly included either in the logic model or in the probabilistic data of the relevant components, but not in both.*

The system logic model covers fault-tolerant features of the DFWCS, i.e., these features are accounted for by the combinations of failure modes that fail the system identified via the process described in Chapters 3 and 4. Because of the lack of information about the data of PRISM [Reliability Analysis Center (RAC) Manual], it cannot be determined if any of the modeled fault-tolerant features are built into the data.

- 4.4.5 *The probabilistic model accounts for the possibility that a fault-tolerant feature may fail to detect and/or fix a failure mode that it was designed to catch.*

The software of the main and backup CPUs implements some fault-tolerant features. To some extent, using a simulation tool automatically captures software faults. In addition, the model includes software failure rates as placeholders. Since the scope of this study does not cover quantitative software reliability, software failures associated with fault-tolerant features were not explicitly considered. On the other hand, the fault-tolerant features implemented in hardware were studied, e.g., WDTs, and their failures were considered in the FMEA and reliability model.

- 4.4.6 *If the detection of a failure of a component depends on other components, e.g., a WDT, then the dependency is modeled.*

The detection of some failure modes of some components of the DFWCS depends on other components, such as a WDT. This dependency was included in the FMEA and reliability model.

- 4.4.7 *The probabilistic model accounts for the possibility that after a fault-tolerant feature detects a failure, the system may fail to re-configure properly, or may be set up into a configuration that is less reliable than the original one.*

The FMEA and reliability model account for the possibility that after a fault-tolerant feature detects a failure, the configuration of the DFWCS changes into one that is less reliable than the original. For example, if a failure mode of the main CPU is detected, a failover to the backup CPU will occur, and the DFWCS will lose the original redundancy afforded by the main and backup CPUs. Judgment/understanding of the system was used to determine whether a WDT could detect a failure mode. In many cases, the failure modes are defined such that their detectability is simple to determine, e.g., a failure mode for sensor, OOR high signal can be detected by an OOR check of the CPUs.

Dependencies Related to Type I and II Interactions

4.5 *The probabilistic model addresses Type I and Type II interactions.*

This study did not specifically address Type I interactions (interactions with controlled processes), but considered Type II interactions (interactions among the components of the digital system) by studying the failure modes related to some events, such as communication between different components and multiplexing. The inability to model the Type I interactions was discussed in Sections 3.4 and 4.4 in detail, and relates primarily to modeling of drifting signals. This limitation does not appear to have a significant impact on the results.

Dependencies Related to CCFs

4.6.1 *Intra-system hardware CCF. Hardware CCF between similar components within a system is modeled.*

Hardware CCF between similar components of the DFWCS was considered; for example, that between the main and backup CPUs. Due to lack of digital-specific CCF data, a generic beta factor was used. Collection of CCF data on digital components is an area where additional research is needed.

4.6.2 *Intra-system software CCF. If the channels or subsystems of a digital system (and/or the redundancy within a channel or subsystem) use similar software, software CCF is modeled.*

As mentioned above, software failures, including software CCF, are beyond the scope of this study. Nevertheless, the FMEA and the reliability model consider some software CCFs, such as the CCF of the software of the main and backup CPUs. Many risk analysts believe that software CCFs are the most risk significant failures for digital I&C systems. This is an area for additional research.

4.6.3 *Inter-system hardware CCF. Hardware CCF between different systems using the same hardware is modeled.*

This proof-of-concept study is limited to a single DFWCS; hence, this criterion is not applicable.

4.6.4 *Inter-system hardware CCF. If similar software is used in different digital systems, software CCF is modeled.*

This proof-of-concept study is limited to a single DFWCS; hence, this criterion is not applicable.

Note, however, that inter-system software CCFs may occur for a digital system, e.g., the same support software (operating system, platform software, etc.) may be used across the system boundaries. Modeling of inter-system software CCF is an area where additional research is needed.

9.5 Probabilistic Data

Probabilistic Data for Hardware

As discussed in Chapter 6, publicly available hardware failure databases of digital components are limited and have very large uncertainties. Hardware failure data is an area where additional research is needed. The following describes how this study addresses the desirable characteristics.

If component-specific data are available, they should satisfy the following criteria:

- 5.1.1 *The data are obtained from the operating experience of the same component as that being evaluated, and preferably in the same or similar application and operating environment.*

Component-specific data were unavailable for this study; hence, this criterion is not applicable.

- 5.1.2 *The sources of raw data are provided.*

As stated above, component-specific data were unavailable; hence, this criterion is not applicable.

- 5.1.3 *The method used in estimating the parameters is documented, so that the results can be reproduced.*

As stated above, component-specific data were unavailable; hence, this criterion is not applicable.

If component-specific data are not available, generic data, i.e., from a generic database, may be used as long as they satisfy the following criteria:

- 5.1.4 *The data of the same generic type of component are used and wide uncertainty bounds are expected.*

This study used the raw data of some digital components from the RACdata database of PRISM [RAC manual] in a Hierarchical Bayesian analysis to account for the variability of data sources; very large error factors were obtained for some of the failure parameters. Point estimates of the RACRate model of PRISM with large assumed error factors were used for other components. However, the dearth of information on the definition of components in the raw data, and on its sources, raises issues about the applicability of the data to the components in this study. Failure-mode distributions are another type of failure data that are needed in this study. One problem associated with the failure-mode distributions used in this study is that they do not include all of the applicable failure modes for some components. Given these limitations in the data, its use in this study was intended only to demonstrate the proposed approach and exercise the model.

- 5.1.5 *It is verified that the generic data were collected from components that were designed for applications similar to those in nuclear power plants (NPPs).*

As discussed in 5.1.4, the applicability of PRISM's raw data and failure rate estimates is a concern.

5.1.6 The sources of the generic database are given.

PRISM is the source. As discussed in 5.1.4, there is little information about the sources of raw data included in the RACdata database of PRISM:

Both component-specific and generic data should meet the following criteria:

5.1.7 If the system being modeled is subject to an adverse environment and the data are obtained from systems that are not subject to a similarly adverse environment, then the data is modified to account for the corresponding impact of the specific environment on the reliability of the system components.

The components of the DFWCS are located in environments that are not normally adverse, i.e., the NPP control room and auxiliary building.

5.1.8 Data for CCFs also address the above characteristics.

There are no CCF parameters for the DFWCS components. A generic beta factor was used from the Advanced Light Water Reactor Utility Requirement Document [EPRI 1993].

5.1.9 Data for "fault coverage" also address the above characteristics.

As mentioned above, whether or not a component failure mode can be detected was assessed based on available design information. The probabilistic model did not use values of "fault coverage" and so this criterion is not applicable.

Note, due to limitations in the state of the art for FMEA, whether or not the failure modes of some components, such as a RAM, can be detected by the fault-tolerance features was determined subjectively. The concept of fault coverage can be used to improve this treatment.

5.1.10 Documentation of basic event calculations includes how the basic event probabilities are calculated in terms of failure rates, mission times, and test and maintenance frequencies.

The component failure modes are represented by failure rates and used in calculating failure-sequence probabilities and frequencies. The latter are obtained using the solution of the Markov model. For a single-failure sequence, failure probability is calculated as the probability that the failure mode occurs (and no other failures occur) in one year. For double-failure sequences, the failure probability is the probability that one failure occurs followed by the second failure during one year. Triple-failure sequences are quantified similarly.

Probabilistic Data for Software

- 5.2 A method for incorporating the contribution of software failures to digital system unreliability is used and documented.

As mentioned above, this criterion is not applicable as quantification of software reliability is beyond the scope of this study (since it is not within the current state of the art). Arbitrary failure rates were assumed for the placeholder software failure events included in the model.

9.6 Uncertainty

- 6.1 Uncertainties associated with the probabilistic data for hardware and software are estimated.

Uncertainties associated with failure parameters of the model were estimated and used in an uncertainty analysis of the top event.

- 6.2 Parameter uncertainty is propagated throughout the PRA model such that the uncertainty characteristics of the risk measures, such as core damage frequency, can be determined.

Uncertainties associated with failure parameters of the model were propagated to obtain an estimate of the uncertainty of the top event.

- 6.3 Key assumptions of the model are identified, and a discussion of the associated model uncertainty provided, including the effects of alternative assumptions.

A few assumptions were identified with the associated modeling uncertainty discussed, along with alternative assumptions, e.g., plant dynamics and modeling drifting signals. They are documented in Section 8.2 and elsewhere throughout the report.

9.7 Integration of the Digital System Model with a PRA Model

- 7.1 For full effectiveness of the digital system reliability model, it is possible to integrate it into the plant PRA model; the process for integration is verifiable.

Integrating the reliability model of the DFWCS with a PRA model is beyond the scope of this study; hence, this criterion is not applicable.

- 7.2 If a model of a digital system has been integrated with a PRA model, all the dependencies related to the system are accounted for. They are the dependencies of the digital system on other systems (such as its support systems), and of other systems on the digital system.

As mentioned above, integrating the reliability model of the DFWCS with a PRA model is beyond the scope of this study; hence, this criterion is not applicable.

9.8 Human Errors

8.1 *Human errors during upgrade of hardware and software are included.*

The analysis of human errors associated with the DFWCS is beyond the scope of this study; hence, this criterion is not applicable.

8.2 *Human errors related to human system interface are included.*

The analysis of human errors associated with the DFWCS is beyond the scope of this study; hence, this criterion is not applicable.

In this study, a loss of automatic control of the DFWCS is defined as a system failure. It should be recognized that operator action may still be able to save the system from a loss of automatic control and maintain the feedwater level manually without causing an initiating event. In addition, different failure modes may generate different alarms and/or annunciations, which are likely to affect performance of the operator in a different way. Additional research in this area will help create a more realistic reliability model.

9.9 Documentation and Results

9.1 *Key assumptions made in developing the reliability model and probabilistic data are documented.*


The key assumptions made in developing the reliability model were documented throughout this report, particularly in Chapters 2 through 7.

9.2 *Assumptions made in developing the reliability model and probabilistic data are realistic, and the associated technical justifications are sound and documented.*

Most of the assumptions made in developing the reliability model are realistic, and the associated technical justifications are robust; both were documented throughout this report. In a limited number of cases, arbitrary assumptions were made due to a lack of information or data; these assumptions are typically not expected to significantly affect the results of the analysis. For example, in the case of assuming "isolated" failure of input and output signals, the issue is not judged of much concern due to a general lack of redundancy in the system. It may be more important for other systems. On the other hand, in the current study, both the BFV and pressure differential indicating (PDI) controllers are not modeled, which may affect the overall system failure probability. As discussed in Section 4.4, if the CPU digital input that represents the BFV automatic/manual status indicates "manual," this will cause a system failure and is accounted for in the study. However, a number of component failures in the BFV controller that may cause the same impact as that failure are not included in this study. Similarly, a spurious takeover of the MFV controller by the PDI controller also causes a system failure. Analyzing the BFV and PDI controllers to identify potential causes of the spurious failure of the BFV automatic/manual status and the spurious takeover by the PDI controller would be needed to better estimate the overall system failure probability.

- 9.3 *The dominant failure modes of the reliability model are documented with a description of the sequence of events that need to take place and how the failures propagate to fail the system. The sequence of events realistically represents the systems behavior at the level of detail of the model.*

The dominant sequences identified are consistent with the system behavior at the level of detail of the model. However, understanding that the failure parameters used in the quantification are weak, data on dominant sequences are not included in this report.



10. COMPARISON OF RESULTS WITH THOSE FROM DYNAMIC METHODS

This chapter documents a comparison of the results and insights obtained in this study using “traditional” methods for the failure of the digital feedwater control system (DFWCS) with the results from the application of two “dynamic” methods described in NUREG/CR-6985 [Aldemir 2009]. As stated previously, dynamic methods are defined as those that attempt to explicitly model the interactions between a digital instrumentation and control (I&C) system and the plant physical processes.⁽⁹⁾ The comparison is performed at a high level and covers the scope and level of detail of the models and their qualitative results and insights. Due to differences in top event definition and boundary conditions and, as stated in Chapter 7, weakness in failure parameters, no comparison is made between the quantitative results of the different studies. The dynamic methods employed were the Markov/cell-to-cell-mapping technique (CCMT) and the dynamic flowgraph methodology (DFM). Section 10.1 briefly describes the application of these dynamic methods in evaluating the DFWCS reliability. Section 10.2 is a short comparison of the DFWCS models incorporating dynamic methods and the traditional method of this study. Finally, Section 10.3 explores the qualitative results obtained from the different models.

10.1 Application Of Dynamic Methods to the DFWCS

Chapter 1 of NUREG/CR-6985 [Aldemir 2009] summarizes the scenario for modeling the DFWCS as a plant transient, and its failure as “...either a low or high steam generator level event, normally followed in both cases by a turbine and reactor trip.” Accordingly, the failure of the DFWCS is defined as having two possible undesirable outcomes (named “top events”): low level in the steam generator (S/G) and high level in the S/G. The power transient is assumed to be initiated by an operator manually controlling reactor power using the control rods. The plant transient is produced by a power maneuver consisting of:

1. power ramp-up, starting from 70% of full power,
2. steady-state at 78% of full power, and
3. power ramp-down, back to 70% of full power.

The maneuver constitutes good application ground because it exerts and challenges the main function of the DFWCS, i.e., maintaining the S/G water level between set limits under changing power demand. A 24-hour period was chosen because it is the default reference-time period for standard probabilistic risk assessment (PRA) tools when modeling continuously operating systems. This time period was equally divided among the three phases.

Chapter 4 of NUREG/CR-6985 [Aldemir 2009] describes an attempt to consider the contribution of the failure of a DFWCS to the failure to mitigate an initiating event (IE), i.e., turbine trip. In other words, an existing event tree for the IE turbine trip of a two-loop pressurized water

⁽⁹⁾As discussed in Chapters 3 and 4, in order to identify all of the DFWCS component-level failure mode sequences, it was necessary to augment the traditional methods through the use of a simulation tool. Nonetheless, in this report, the methods applied are still referred to as “traditional,” since they do not attempt to explicitly model the interactions between the DFWCS and the plant physical processes.

reactor (PWR) was modified to cover the failure of main feedwater system (MFW) caused by failures of the DFWCS. As mentioned above, the first eight hours of the plant transient consist of a linear power ramp-up from 70% to 78% of full power. The results from the two dynamic methods during this ramp-up are used for comparing with the results obtained using the traditional method.⁽¹⁰⁾

10.2 Comparison of Scope and Level of Detail

This section offers a high-level comparison of the scope and level of detail of the two studies; it is not intended to be a thorough detailed comparison of their models.

1. The most important difference between the two is that the dynamic methods, by definition, consider the interactions of the DFWCS with the plant processes by including simplified thermal hydraulic models of these processes. In contrast, the traditional method only implicitly considers the plant condition, i.e., full power operation. In other words, the plant condition determines the sensor inputs to the simulation tool for the DFWCS. The inability to model the Type I interactions was discussed in Sections 3.4 and 4.4, and primarily relates to modeling of drifting signals. This limitation does not appear to have a significant impact on the results.
2. The dynamic methods define system failure in terms of level in the S/G, while this traditional method study defines system failure as loss of automatic control, which can be determined in terms of the internal properties of the DFWCS, e.g., the main feedwater valve (MFV) controller enters "manual" mode.
3. Dynamic methods develop models of the software of the DFWCS that represent the normal behavior of the software, and try to capture potential software faults by developing different scenarios/boundary conditions that may challenge it. The models of the software developed using dynamic methods approximately model the control law and the complex logic that is used in the software to process digital signals, such as status information. The traditional method study uses the simulation tool that runs the actual software. The simulation tool contains complex status logic, in addition to control laws, to account for the system response to many postulated hardware failures and their combinations. The simulation runs also may capture potential software faults as exemplified in the two types of scenarios described in Chapters 3 and 4 (i.e., the scenario involving MFV controller output fails low and the scenario involving MFV controller sending an incorrect main central processing unit (CPU) status to the main CPU).
4. The dynamic methods employ "coverages" estimated by a fault injection method based on an emulator of the main and backup CPUs. These coverages are measures of fault-tolerance features internal to the microprocessors of the CPUs, and are applied as reduction factors for the failure rates used in the dynamic reliability models. The fault injection method captures a very low level of design detail and allows the development of a much higher-level reliability model. Its limitation is that it only measures the

⁽¹⁰⁾ The comparison of the dynamic methods' results to the traditional method results was performed prior to the completion of NUREG/CR-6985 [Aldemir 2009]. Following this comparison, additional results were obtained from application of the dynamic methods that cover the ramp down period. These additional results were not compared to the traditional method results.

microprocessors' response to injected faults. It does not consider interactions between the CPUs and other system components, e.g., demand feedback from the controllers and subsequent failover. The simulation tool used to augment the traditional method models the whole DFWCS, and can consider failure modes associated with any components that are part of the DFWCS, e.g., the sensors, analogs/digitals, multiplexers and watchdog timers (WDTs). It also can account for, in an integrated way, failure modes at a lower level than those of the dynamic models, e.g., a spurious signal from the WDT indicating that the CPU has halted.

5. The dynamic models include the failure modes of the "actuated devices," e.g., the main feedwater-regulating valve (MFRV) "stuck" in its current position. In contrast, the traditional methods study modeled the valve positioners and pump speed controllers that are digital components in a simplified way, i.e., as single components, since it was considered that the non-digital components of the system can be easily modeled as part of a conventional PRA.
6. The dynamic models are more subject to the potential state explosion issue if too many components and processes are introduced into them. The traditional approach Markov model is developed and quantified by treating individual sequences separately, i.e., each sequence is simulated and quantified separate from those of other sequences; in this way, linear scalability is achieved, i.e., the sequences can be simulated and quantified by running multiple computers in parallel, and combining the results later.

10.3 Comparison of Results from Traditional and Dynamic Methods

As described in detail in Chapter 3 of NUREG/CR-6962 [Chu 2008a], degradation or total loss of the MFW system has two contributions to plant risk: (1) It may cause IEs and (2) it may fail to fulfill its mitigative function after a reactor trip. As discussed in NUREG/CR-6962 [Chu 2008a], the first contribution is analyzed in this study because it is considered more significant to plant risk. Hence, the traditional method was used to develop a model for failures of a DFWCS that cause an IE.

As described in Section 10.1, the dynamic methods modeled a DFWCS during a plant transient between 70% and 78% of full power, but proposed to use it to model the mitigation of an IE, i.e., with the plant shut down, and a DFWCS operating in low-power mode. Nonetheless, the ramp-up (first eight hours of the plant transient described above) proposed by NUREG/CR-6985 [Aldemir 2009] is similar to the condition of the plant assumed by the traditional method, i.e., full power. Accordingly, the qualitative results from the traditional method can be roughly compared with those from the dynamic methods, recognizing the differences in boundary conditions between the respective models.

In this report, the failure of a DFWCS is defined as loss of automatic control of feedwater within one year (given that the plant is at full power), while the definition of failure of the DFWCS (during the 8-hour ramp-up) in the dynamic method models is expressed as two top events: "low level in S/G" and "high level in S/G." Since the occurrence of each top event constitutes a loss of automatic control, the results for each can be qualitatively compared to those of the traditional method. The main qualitative results from the three methods (i.e., Markov/CCMT, DFM, and traditional) are the combinations of failure modes that cause loss of automatic control.

A one-to-one comparison of the combinations of failure modes that cause system failure obtained by each method is beyond the scope of this task. Nevertheless, the following are the main insights gained from comparing the results of both dynamic methods with those of the traditional method:

1. Due to the detailed, comprehensive approach used for implementing the traditional method, the resulting combinations of failure modes that cause system failure appear to include the combinations identified by the dynamic models. However, NUREG/CR-6985 [Aldemir 2009] only provides the most dominant (i.e., most likely) failure modes combinations. Also, it is possible that a different application of the dynamic methods may produce some combinations of failure modes that the traditional method may not be capable of identifying.
2. The scope of the dynamic models included the failure modes of "actuated devices," e.g., the MFRV "stuck" in its current position, while the traditional model did not include them. Accordingly, the former models encompassed some combinations (of failure modes causing system failure) involving the failure modes of these devices that the traditional model did not identify. However, the traditional method can obtain these combinations by modeling the non-digital components of the system as part of a conventional PRA.
3. The traditional method, as applied in this study, identified system failure resulting from combinations of failure modes of detailed components of the DFWCS; the dynamic models used failures modes at a coarser level, i.e., similar to the module level as defined in this study.
4. The dynamic methods assumed that the two CPUs (main and backup) and the three controllers (MFV, bypass feedwater valve, and feedwater pump) share the same power source. Accordingly, its loss is a major contributor to their results. However, this assumption seems to be a conservative one. In this study, a more realistic power supply arrangement was assumed by modeling separate power sources for the CPUs and controllers.
5. Quantitatively, this study obtained a probability of approximately 0.1 for system failure in one year of operation that converts to approximately 1×10^{-4} for an 8-hour period. This value is of the same order-of-magnitude as the results of the dynamic methods. It is difficult to compare the detailed results, partly because the sequences obtained using the traditional method tend to be at a lower level of detail, and partly because different failure parameters seem to have been used.

11. CONCLUSIONS, INSIGHTS, AND AREAS OF POTENTIAL ADDITIONAL RESEARCH

This study develops an approach for modeling digital systems using the Markov method and applies it to a digital feedwater control system (DFWCS) to demonstrate the underlying concepts of the approach. The top event is the loss of automatic feedwater control. A failure modes and effects analysis (FMEA) was performed at a relatively fine level of detail, e.g., at the level of multiplexers (MUXs) and analog/digital (A/D) converters. This level of detail is considered appropriate for supporting the proof-of-concept reliability analysis of the DFWCS. The FMEA approach used in this study should be applicable to other digital systems, though the level of detail of the FMEA will be a function of the particular study objectives. The study uses publicly available data on the failure modes of the hardware components, thereby allowing important design features to be properly accounted for. Model development includes development of a simulation tool that simulates the execution of the DFWCS software. The simulation tool is used to determine the system response to postulated hardware failure modes and combinations thereof. The sequences of component failure modes that lead to a system failure are then used in defining the sequences of transitions in a Markov model. The Markov model is quantified to estimate the annual frequency with which a loss of automatic control of feedwater takes place, and to support sensitivity calculations that evaluate the benefits and importance of some of the features of the digital design, such as watchdog timers (WDTs), feedback of demand signals, and deviation logic. The quantification of the system model makes use of publicly available component failure parameters and the results of a Hierarchical Bayesian Method (HBM) analysis [Yue 2006] of the raw data in the PRISM database [Reliability Analysis Center (RAC) Manual] that accounts for the uncertainty associated with different data sources.

The following is an outline of the procedure of the demonstrated approach:

1. Define system boundary and top event.
2. Decompose system into modules and components to a level of detail where failure data are available.
3. Perform component-level FMEA of individual failures manually to determine their effects on the system in terms of the output signals of the components.
4. Develop and validate an automated FMEA tool by (1) simulating the impacts of individual failures and comparing to the manual FMEA results and (2) simulating higher order sequences and spot checking the results, if needed, as determined by Step 5.
5. Quantify the sequences generated in Step 4, starting with individual failures, to determine if system failure probability has converged. If not, continue Step 4 with higher order sequences.
6. Proceed with subsequent steps, such as uncertainty and sensitivity analyses, as needed.

It should be emphasized that since the objective of this study was only to identify the existing capabilities and limitations of using traditional probabilistic risk assessment (PRA) methods for

developing and quantifying reliability models of digital systems, the study did not generally involve advancements in the state of the art (with the possible exception of the use of the simulation tool). Therefore, there are a number of key areas that need to be addressed (as identified in Section 11.3) before the methods described in this report can be used to support decision-making (e.g., regulatory decisions or design changes). In particular, many risk analysts believe that software common-cause failures (CCFs) are the most risk significant failures for digital instrumentation and control (I&C) systems. Due to limitations in the current state of the art, software CCFs are beyond the scope of this study.

It should also be pointed out that even though this study models a control system, the approach of this study may be applicable to protection systems, such as a reactor protection system (RPS). The conclusions and insights of this chapter are mostly related to modeling methods, and are applicable to both control and protection systems, unless otherwise specified.

11.1 Conclusions

The following conclusions are derived from performance of this study.

1. *The traditional method used in the study, i.e., Markov method, must be supported by strong engineering knowledge and supporting analyses of the systems being studied. A simulation model of the system is a critical tool in facilitating reliability model development.*

At the level of detail considered, the study requires a deterministic model that simulates the execution of the system software to capture the system design features, particularly those of the software, and to determine which sequences of postulated component failure modes would cause the system to fail. The simulation model allows the system behavior under failure conditions to be approximately accounted for in the reliability model, including not only the system control algorithms, but also the complex control logic based on the status of various signals of the controlled processes and that of the components of the system.

The important role of the simulation tool in determining system success or failure reduces the Markov methods to methods solely for quantifying system reliability (i.e., the Markov methods are not used to identify the system failure paths, they are only used to quantify them). Without the simulation tool, in practice, it would be very difficult, or even impossible, to directly develop a Markov model that captures all of the details of the system design. Although an automated tool is used, the methods applied are still referred to as "traditional," since they do not attempt to explicitly model the interactions between the DFWCS and the plant physical processes. The Markov model formulated for this study (using the output of the simulation tool) does represent a good model of the system failure behavior, i.e., it explicitly models the order in which failures occur, and supports the derivation of simple analytical solutions.

2. *The level of detail of the DFWCS model is adequate for capturing many of the system design features, while not being too complicated to be developed and solved.*

The Markov model of the DFWCS demonstrated the feasibility of the proposed approach. Although the intent of this study is to use state of the art traditional methods to develop a reliability model of the system, the need to model realistically the DFWCS features necessitated developing a simulation tool, an enhancement to the state of the art. As discussed previously,

using a simulation model supports the development of a more realistic reliability model. Also, the level of detail of the model is consistent with that at which failure parameters are available (although the data has weaknesses, as discussed next). Even though the simulation tool does not encompass a thermal-hydraulic model of the plant, the system failure modes and sequences can be identified from information on its design. The state explosion problem of a detailed Markov model is resolved by truncating the higher order failure sequences when convergence is achieved. This process is similar to that used in a traditional PRA where the quantification process is truncated based on a cutset size limit and/or probability/frequency limit. The usefulness of the DFWCS model developed for this study is demonstrated further by performing a few sensitivity calculations that evaluate the importance of some of the digital design features, e.g., WDTs.

3. *Failure parameters of digital components are scarce, and additional data are needed.*

NUREG/CR-6962 [Chu 2008a] includes a review of publicly available failure data on digital systems and a Bayesian analysis of raw data extracted from the PRISM database to account for the variability in the sources of the data. That review identified and discussed some weaknesses and limitations of the publicly available databases, though no attempt was made to validate or invalidate them. The limitations of these failure parameters of digital components point to the need for additional research and development in this area. The Bayesian analysis resulted in some failure parameters with very large error factors, demonstrating large variability in the data. It may be challenging to calculate meaningful failure rate for hardware components because of this large variability. The information documented in Chapter 6 of this report is extracted from NUREG/CR-6962 [Chu 2008a], and is used only to demonstrate the reliability method and exercise the reliability model. These data are not appropriate for quantifying models intended for use in supporting decision-making (e.g., regulatory decisions or design changes). In general, data should be collected from the manufacturers of the components being modeled or from the same type of components in a similar application. It should be noted, however, that the manufacturers of components often change throughout the lifecycle of the product and component failure data is often not available or difficult to obtain. It is possible to address these limitations in the uncertainty treatment of the data analysis, though the resulting uncertainty may be very large.

11.2 Insights

A number of insights were obtained through performance of the DFWCS benchmark study. These are summarized below.

- This study found that, for the DFWCS, the order in which component failure modes occur can affect the impact the failures have on the system. For example, an individual failure that fails the system may not do so if it occurs subsequent to another failure. This is believed to be a generic feature of digital systems, and should be captured in reliability models. The Markov method can easily account for the order in which component failure modes occur by considering different orders in different sequences.

In addition, in the above example, if the sequence of two failures does cause the system to fail, then the double sequence needs to be included as a valid sequence even though a single failure would have caused system failure because the definition of the single failure precludes the double sequence. In other words, the probability of the single failure is the probability that it occurs in one year and no other failures occur.

Accordingly, the concept that non-minimal cutsets do not need to be considered is not applicable to the sequences that cause a system failure. For this and other reasons, use of Markov quantification methods raises some issues with regard to integration with a PRA that is based on the event tree/fault tree (ET/FT) method. A number of studies have discussed how prime implicants and/or non-minimal sequences can be integrated into ET/FT models [Aldemir 2007, Aldemir 2009]. In addition, some PRA software is being modified to better address this issue. An assessment of the challenges and potential solutions for integrating the DFWCS model with a PRA is beyond the scope of this study, but will need to be addressed in the future.

- Performing the FMEA and running the simulation tool revealed two kinds of scenarios (one involving differences in signal delay times and the other involving both central processing units (CPUs) operating in tracking mode) that represent potential weaknesses of the system design. These scenarios are described in Sections 3.3.4 and 4.3. The discovery of these scenarios, which were not identified in the plant's hazards analysis, suggests that the simulation tool potentially could serve to verify and validate the system software. Including a thermal-hydraulic model of the plant would make it a more complete tool. Development of the simulation tool offers a capability to undertake test runs of the software and support deterministic evaluations of digital systems.
- The model developed for the DFWCS is significantly more detailed than that of many other studies of digital systems, e.g., those models proposed by Rouvroye [1999]. The experience of this study shows that it is difficult to capture the detailed interactions among the components and combinations of failures of the components using higher level modeling. It may be possible to use the detailed model of this study to develop an equivalent or approximate module level model by grouping the component failure modes of a module based on their impacts, e.g., on the input and output signals of the modules. Failure modes of the modules could then be defined in terms of the component failure mode groups, and used in developing a system level model in the form of high-level Markov models or fault trees.
- In developing an automated FMEA tool, it is desirable to use the source code which should be available to the nuclear power plant but may not be available to the United States Nuclear Regulatory Commission or its contractors. If the source code is not available, an FMEA tool can still be developed using design information, such as a functional description of the software, although the tool will not be as realistic as a tool developed using the source code and may not be suitable for use in studying a system in detail. In either case, if the tool is to be used for a regulatory application, it would need to be subjected to systematic verification and validation.
- The FMEA tool may have difficulty in accurately addressing the timing issue associated with the time when an additional failure occurs given one or more failures have taken place and the system has not failed yet. The FMEA tool assumes that the system is in a steady state before any failure occurs. If an additional failure occurs after the control system and the controlled processes have again reached a steady state condition after the transient caused by preceding failure or failures, then the automated FMEA tool can correctly determine the system response. If the additional failure occurs before the system reaches a steady state subsequent to the preceding failure(s), the impact of the additional failure on the system cannot be captured by the FMEA tool, because the

FMEA tool does not have a model of the controlled process and is not able to determine the transient response. It is expected that the duration of the transient subsequent to the postulated failure or failures is very short compared with the duration of one year, and the occurrence of the additional failure during the transient is very unlikely, given the assumption that the failures are independent of each other. Therefore, ignoring the transient period should not have a significant impact on the results.

- This study did not specifically address Type I interactions (interactions with controlled processes external to the digital system), but considered Type II interactions (interactions among the components of the digital system) by studying the failure modes related to some events, such as communication between different components and multiplexing. The inability to model the Type I interactions was discussed in Sections 3.4 and 4.4 in detail, and relates primarily to timing issues and modeling of drifting signals. This limitation does not appear to have a significant impact on the results.

In this study, the simulation tool cannot properly calculate analog signals due to the lack of a thermal-hydraulic model of the plant to provide feedback signals. On the other hand, the application of two “dynamic” methods to the DFWCS system described in NUREG/CR-6985 [Aldemir 2009] explicitly models the controlled process to determine the dynamic behavior of the feedwater system. Including plant dynamics could help capture subtle timing aspects of the performance of the DFWCS, e.g., issues associated with timing of failure sequences and the impacts of a within-the-range drifting signal. However, these issues are likely to be difficult to address even with a model of the plant included in the automated tool. For example, in the case of a drifting signal, the failure impacts are affected not only by how the signal drifts, but also by the system operating point when the failure occurs. A subtle deviation in the drifting signal may cause completely different responses. In addition, it is not clear, at present, whether the increased accuracy of modeling obtained through incorporation of a plant dynamics model would justify the increased complexity. Obtaining the needed failure rate data may also be difficult.

Unfortunately, due to differences in top event definition and boundary conditions, comparison of the results of the DFWCS studies using traditional and dynamic methods does not provide insight into the importance or benefit of incorporating a plant dynamics model in determining the DFWCS failure rate or probability.

- The proposed approach of this study may also be capable of modeling safety related protection systems, such as a RPS. For protection systems, it is believed that the use of dynamic methods may not offer any considerable improvements, because once a protection system is actuated, the feedback from the plant has no effect on the actuation. An RPS has higher redundancy than the DFWCS, and probably requires at least three independent failures to cause a system failure. It is expected that sequences/cutsets of orders higher than 3 will have to be considered, and a much larger number of sequences evaluated. Therefore, failure modes may have to be grouped and repair be considered at a higher level of detail, as discussed previously.
- It is important that a reliability model realistically captures the fault-tolerance features of a digital system. This is often accounted for by adjusting component failure rates or probabilities with fault coverage values (i.e., the fraction of faults that would be

automatically detected and compensated for). In this study, for each failure mode associated with a CPU module which has an independent WDT, plant information and an understanding about how the system works were used to determine if the effect of each failure mode on the module can be detected by its WDT and/or the application software. The probability that an individual failure mode or sequence is detected by the WDT was assumed to be either one or zero given that the WDT functions properly. In this sense, the coverage is automatically accounted for in the probabilities of all failure sequences. However, due to limitations in the state of the art for FMEA, whether or not the failure modes of some components, such as a random access memory (RAM), can be detected by the fault tolerance features was determined subjectively. The concept of fault coverage can be used to improve this treatment. In general, fault coverage can be used to adjust the component failure rates, as in Aldemir [2009], which estimated coverages using fault injection experiments. If fault coverage is accounted for in the failure data, then detailed models of the fault-tolerance features do not have to be explicitly included in the reliability models. Coverage of fault-tolerance features is an area for future research.

- An important assumption of the Markov model described in Chapter 5 is that online repair is not possible, which is the case for the DFWCS. For other digital systems, such as an RPS, on-line repair may be possible, and the analytical solutions of the Markov model developed in Chapter 5 cannot be used. If components can be repaired with the system operating, the Markov model would have to be modified by adding transitions that represent repairs, making it much more difficult to solve. Using the simplified Markov model described in Section 5.3, the governing equations in the Laplace-transformed space can be solved analytically, and the inverse Laplace transform can be solved in the same way described in Section 5.3. The accuracy of the simplified Markov method needs to be further explored and, if necessary, better approximate methods can be developed. Alternatively, as discussed in the previous insight, it may be possible to develop a higher level model based on the more detailed model and, as discussed in Section 5.4, numerically solve the higher level model even if it includes repair.
- The proposed FMEA approach and its implementation assume only one failure mode for some components, such as the Industry Standard Architecture bus, RAM, Read-Only Memory, Basic Input/Output System, flash disk, serial port, address logic, and buffer. The only failure mode for these components is the loss of the component. In many, but not all, cases these were considered to be undetectable failures because of the difficulty in precisely evaluating their impacts. The automated FMEA tool can be enhanced by defining more detailed failure modes for these components. For example, some of the lower level failure modes of RAM may be detectable, while some other failure modes are not. This is an issue that can be addressed using the concept of coverage, as discussed above and in Section 3.4. While a more systematic treatment of the detectability of component failure modes is desirable, it should also be recognized that detectability of a failure mode is design specific and coverage values obtained for one system will often not be applicable to other systems.
- The quantification method used in this study can estimate the upper bound of errors due to truncation based on the order of the failure sequences, and this upper bound can be used in determining if convergence has been achieved.

11.3 Areas of Potential Additional Research

The experience of developing the probabilistic model of the DFWCS identified many areas of research to enhance the state of the art in modeling digital systems. They have been discussed throughout the report and are summarized below.

- Improved approaches for defining and identifying failure modes of digital systems should be developed. Both software and hardware failure modes need to be considered. In this study, generic component failure modes that are publicly available are used. As discussed in Chapter 3, the component failure modes may not be complete, and the breakdown of component failure rates into constituent failure modes may not be supported by adequate failure data. Software failures are beyond the scope of this study, and placeholders for two generic software failure modes are used in the model of the DFWCS. Research on software failure modes that can be incorporated in reliability models of digital systems is needed. A review of software failure experience in different industries would be beneficial. Also, there are unique features in a digital design, such as communication and synchronization, whose failure modes and effects are not well understood and may introduce dependencies between redundant equipment. Therefore, more research is needed to evaluate the potential failure modes and effects associated with these features.
- Software reliability methods for quantifying the likelihood of failures of both application and support software need to be developed. Many risk analysts believe that software CCFs are the most risk significant failures for digital I&C systems. However, it is difficult to determine how significant the impacts may be without quantifying them. Also, methods for modeling software CCFs across system boundaries (e.g., due to common support software) need to be developed, as suggested in 4.6.4 of Section 9.4.
- Methods and parameter data for modeling self-diagnostics, reconfiguration, and surveillance, including using other components to detect failures, are needed. In this study, the automated FMEA tool captures the fault-tolerance features implemented in the application software and by the WDTs. Fault-tolerance features are not limited to those modeled in this study. Different hardware redundancy techniques and software fault-tolerance designs can be applied to digital system designs. Incorporation of these different designs needs to be further pursued.
- Chapter 6 discusses how publicly available hardware failure data are used in this study and points out that better data for hardware failures and a break down of the failure rates by failure modes of digital components need to be collected. The potential issue of double-crediting fault-tolerant features, such as self-diagnostics⁽¹¹⁾, discussed in NUREG/CR-6962 [Chu 2008a], needs to be addressed. The research should include collection and analysis of generic manufacturer data and specific operating data.
- Better data for the CCFs of digital components need to be collected. The reason for using 0.05 as the beta factor in this study is a lack of applicable data and should not be considered conservative. It is acknowledged that CCF data for digital components are sparse and further investigation is needed in this area.

⁽¹¹⁾ Double-crediting fault-tolerant features also can be an issue for software failures.

- Use of Markov quantification methods raises some issues with regard to integration with a PRA that is based on the ET/FT method. Integration of Markov models, such as the one developed in this study, with an ET/FT PRA should be demonstrated.
- Methods for human reliability analysis (HRA) associated with digital systems need to be investigated. In this study, a loss of automatic control of the DFWCS is defined as a system failure. It should be recognized that operator action may still be able to maintain the feedwater level manually without causing an initiating event. In addition, different failure modes may generate different alarms and/or annunciations, which are likely to affect performance of the operator in different ways. Additional research in this area would help create more realistic reliability models of digital systems. In general, digital upgrades at current nuclear power plants and the designs of new reactors introduce new human system interfaces that are significantly different from those of existing plants. HRA research is needed to address these new interfaces in support of PRAs for both existing plants and new reactors.
- This study identified that it may be beneficial to include controlled processes in modeling drifting signals of a control system, but not necessarily for a protection system. It is also not clear whether the increased accuracy of modeling obtained through incorporation of a plant dynamics model would justify the increased complexity and effort required for intensive simulation. Determining if and when a model of controlled processes is necessary in developing a reliability model of a digital system should be further researched.

12. REFERENCES

Aeroflex, "Reliability Failure Mode Effects and Predicted Failure Rate Analysis for the ACT8500 64-Channel Multiplexer Module," Application Note AN8500-1, September 15, 2005.

Aldemir, T., Miller, D. W., Stovsky, M., Kirschenbaum, J., Bucci, P., Fentiman, A. W., and Mangan, L. M., "Current State of Reliability Modeling Methodologies for Digital Systems and Their Acceptance Criteria for Nuclear Power Plant Assessments," NUREG/CR-6901, February 2006.

Aldemir, T., Stovsky, M. P., Kirschenbaum, J., Mandelli, D., Bucci, P., Mangan, L. A., Miller, D. W., Sun, X., Ekici, E., Guarro, S., Yau, M., Johnson, B. W., Elks, C., and Arndt, S. A., "Dynamic Reliability Modeling of Digital Instrumentation and Control Systems for Nuclear Reactor Probabilistic Risk Assessments," NUREG/CR-6942, October 2007.

Aldemir, T., Gurro, S., Kirschenbaum, J., Mandelli, D., Mangan, L.A., Bucci, P., Yau, M., Johnson, B., Elks, C., Ekici, E., Stovsky, M.P., Miller, D.W., Sun, X., Arndt, S.A., Nguyen, Q., and Dion, J., "A Benchmark Implementation of Two Dynamic Methodologies for the Reliability Modeling of Digital Instrumentation and Control Systems," NUREG/CR-6985, February 2009.

Apostolakis, G.E., and Chu, T.L., "Unavailability of Systems Under Periodic Test and Maintenance," *Nuclear Technology*, v 50, n 1, Mid-Aug, p 5-15, 1980.

Apostolakis, G. and Kaplan, S., "Pitfalls in Risk Calculations," *Reliability Engineering*, v 2, n 2, p. 135-145, April-June 1981.

Atwood, C., "Handbook of Parameter Estimation for Probabilistic Risk Assessment," NUREG/CR-6823, September 2003.

Blanton, C.H., and Eide, S.A., "Savannah River Site Generic Data Base Development (U)," WSRC-TR-93-262, Westinghouse Savannah River Company, June 1993.

Chu, T.L., Martinez-Guridi, G., Lehner, J., and Overland, D., "Issues Associated with Probabilistic Failure Modeling of Digital Systems," NPIC & HMIT 2004, Columbus, Ohio, September 2004.

Chu, T. L., Martinez-Guridi, G., Yue, M., and J. Lehner, "A Review of Software-Induced Failure Experience," NPIC & HMIT 2006, Albuquerque, New Mexico, November 12-16, 2006.

Chu, T.L., Martinez-Guridi, G., Yue, M., and J. Lehner, "Basis for Using Software Failure Rates and Probabilities in Probabilistic Failure Modeling of Digital Systems of a Nuclear Power Plant," IAEA Technical Meeting on Common Cause Failures in Digital Instrumentation and Control Systems of Nuclear Power Plants, Bethesda, Maryland, USA, June 19-21, 2007.

Chu, T.L., Martinez-Guridi, G., Yue, M., Lehner, J., and Samanta, P., "Traditional Probabilistic Risk Assessment Methods for Digital Systems," NUREG/CR-6962, July 2008a.

Chu, T.L., and Yue, M., "Analytical Calculation of the Mean Value of a Top Event," PSA 2008, September 7 – 11, 2008, Knoxville, Tennessee, 2008b.

Department of Defense, "Reliability Prediction of Electronic Equipment," Notice 2, MIL-HDBK-217F, February 18, 1995.

Elks, C., et al., "Quantitative Dependability Assessment of the Benchmark Digital Feed-Water Control System: Final Report," University of Virginia, Technical Report UVA-CSCS 2007-003, January 20, 2008.

Electric Power Research Institute, ALWR Utility Requirements Document, Vol. II, ALWR Evolutionary Plant, Ch. 1, App. A, PRA Key Assumptions and Ground Rules, Rev. 6, December 1993.

Eurotherm Ltd., Using 2604/2704 Fixed Digital I/O, Technical Information, No. TIN 137, pg. B-113, 2000.

Garrett, C., and Apostolakis, G., "Context in the Risk Assessment of Digital Systems," *Risk Analysis*, Vol. 19, n 1, p. 23-32, February 1999.

Gu, J., and Pecht, M., "Predicting the Reliability of Electronic Products," 8th International Conference on Electronic Packaging Technology, Shanghai, China, August 2007.

Kaplan, S., "On a Two-stage Bayesian Procedure for Determining Failure Rates," *Institute of Electrical and Electronics Engineers Transactions on Reliability*, R-33, 227-232, 1984.

Meeldijk, V., *Electronic Components Selection and Application Guidelines*, John Wiley & Sons, 1996.

Nuclear Energy Agency, "Operation and Maintenance Experience with Computer-Based Systems in Nuclear Power Plants," Committee on the Safety of Nuclear Installations, A Report by the PWR-1 Task Group on Computer-based Systems Important to Safety, NEA/CSNI/R(97)23, September 10, 1998.

Nuclear Regulatory Commission, "NRC Digital System Research Plan, FY 2005 – FY 2009," Revision 06/2, April 2006.

Nuclear Regulatory Commission Policy Statement, "Use of Probabilistic Risk Assessment Methods in Nuclear Regulatory Activities," August 16, 1995.

Pecht, M.G., and Nash, F.R., "Predicting the Reliability of Electronic Equipment," *Proceedings of the Institute of Electrical and Electronics Engineers*, Vol. 82, No. 7, July 1994.

Reliability Analysis Center, "Failure Mode/Mechanism Distributions," A Department of Defense Information Analysis Center, FMD-97, December 1997b.

Reliability Analysis Center, "PRISM Users Manual, Version 1.4," Prepared by Reliability Analysis Center Under Contract to Defense Supply Center Columbus.

Rouvroye, J.L., and Brombacher, A.C., "New Quantitative Safety Standards: Different Techniques, Different Results," *Reliability Engineering and System Safety*, v 66, n 2, p. 121-125, November 1999.

Telcordia, "Reliability Prediction Procedure for Electronic Equipment," SR-332 Issue 1, May 2001.

Wierman, T.E., et al. "Reliability Study: Combustion Engineering Reactor Protection System, 1984 -1998," NUREG/CR-5500, Vol. 10, 2002.

Yue, M., and Chu, T.L., "Estimation of Failure Rates of Digital Components Using a Hierarchical Bayesian Method," PSAM8, New Orleans, Louisiana, May 14-19, 2006.



APPENDIX A

FAILURE MODES AND EFFECTS ANALYSIS OF DFWCS

LIST OF TABLES

<u>Table</u>		<u>Page</u>
Table A-1	FMEA at Level of Components of DFWCS Modules – Main CPU	A-3
Table A-2	FMEA at Level of Components of DFWCS Modules – Backup CPU	A-54
Table A-3	FMEA at Level of Components of DFWCS Modules – MFV Controller	A-106
Table A-4	FMEA at Level of Components of DFWCS Modules – FWP Controller	A-131
Table A-5	FMEA at Level of Components of DFWCS Modules – Other Components	A-147

APPENDIX A

FAILURE MODES AND EFFECTS ANALYSIS OF DFWCS

The FMEA tables list the failure modes of components and their impact on the associated modules and the DFWCS. The impacts were determined by FMEA performed manually in NUREG/CR-6962 and validated with the automated FMEA tool discussed in Chapter 4. The impacts described in the last column of the tables are those resulting from individual failure modes. The tables typically do not include the impacts of the combinations of failure modes that were analyzed using the automated FMEA tool.

Impacts of some of the failure modes were postulated based on understanding of the function and design of the components, e.g., a loss of BIOS is assumed to be an undetectable failure that will fail the system. These failure modes did not need to be simulated as indicated with "No" in the column "needs to be simulated." Other failure modes that did not need to be simulated are those whose failure effect on the system was easy to determine without the aid of the automated FMEA tool.

The tables of this appendix also include failure rates of the failure modes of the components of the DFWCS, and demonstrate how the failure rate for each failure mode was arrived at. The estimation of the failure parameters is summarized in Chapter 6 and described in more detail in NUREG/CR-6962. The data are not appropriate for quantifying models that will be employed to support decision-making (e.g., regulatory decisions or design changes). They are used in this project only to demonstrate the reliability methods and exercise the reliability models.

Table A-1 FMEA at level of components of DFWCS modules – main CPU.

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Common-Cause Failures (CCFs)							
Software CCF	5.0×10^{-10}	May not be detectable	May not be detectable	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. Software CCF is modeled in a single event using a β-factor CCF model with $\beta = 0.05$. 2. Modeling and quantification of software failure is beyond the scope of this project. The failure rate is selected only for the purpose of exercising the reliability model.
Hardware CCF	7.3×10^{-07}	No	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. Hardware CCF is modeled in a single event using a β-factor CCF model with $\beta = 0.05$. 2. CCF of the CPUs includes the failure of power supplies. 3. Operator may be unable to take remedial action.
Software							
The software on the main CPU seems to be normally running but sends erroneous output	5.0×10^{-09}	No	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. Failure rate of the application software is the rate of occurrence of an error-forcing context (EFC) that triggers a software fault. 2. Modeling and quantification of software failure is beyond the scope of this project. The failure rate is selected only for the purpose of exercising the reliability model.
Software halt (CPU stops updating output)	5.0×10^{-09}	No	Yes	WDT Detectable Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. When the watchdog timer (WDT) no longer receives a toggling signal, it triggers a failover of the main CPU to the backup CPU, provided the WDT is operating normally.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Microprocessor of the Main CPU							
The microprocessor seems to be normally running but sends erroneous output (60% of microprocessor failures)	2.0×10^{-8}	No	No	Undetectable Failure	Failure	No	<p>1. The data on the microprocessor failures is taken from Chapter 6; the rate is 3.3×10^{-8} per hour.</p> <p>2. The failure-mode distribution used is from [RAC 1997b]. It shows that failures of "wrong data word" of a 16-bit microprocessor account for 60% of the total failures and stuck outputs account for 40%. Although the Intel 80586 is a 32-bit processor, this failure mode distribution is considered to be applicable.</p> <p>3. Other data on failure-mode distribution [Meeldijk 1996] for generic digital components shows that stuck high or low failures (this may correspond to microprocessor failure to update outputs) account for 80% of the total failures, and loss of logic (this may correspond to seemingly normal operation of the microprocessor) accounts for 20%. However, this data is not used because the failure mode distribution from [RAC 1997b] appears more specific for microprocessors.</p>
The microprocessor stops updating output (40% of microprocessor failures)	1.3×10^{-8}	No	Yes	WDT Detectable Failure	No Failure	Yes	1. When the WDT no longer receives a toggling signal, it causes a failover of the main CPU to the backup CPU.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
ISA (Industry Standard Architecture) Bus							
Loss of ISA bus	5.2×10^{-7}	No	Yes	WDT Detectable Failure	No Failure	Yes	<p>1. The failure rate of the bus is the sum of failure rates of the major components of the bus, i.e., the line/bus driver (4.6×10^{-7} per hour) and the receiver (6.2×10^{-8} per hour), as shown in Chapter 6.</p> <p>2. The main CPU input and output rely on the ISA bus; therefore, this failure results in failure of the main CPU. Although both the application software and the WDT potentially can detect the loss of the ISA bus, it is assumed that this failure is only detected by the WDT, since even if the application software detects the loss of the ISA bus, the loss of both CPU input and output means the application software may be unable to send out an alarm or signal.</p>
RAM (Random Access Memory)							
Loss of RAM	3.3×10^{-7}	No	Yes	WDT Detectable Failure	No Failure	Yes	<p>1. The failure rate (3.3×10^{-7} per hour) is taken from Chapter 6.</p> <p>2. Application software must be loaded into RAM to run it. Thus, the application software cannot run upon a loss of RAM. It is assumed that the WDT can detect the loss of RAM because the software of the main CPU will no longer run and send out a toggling signal.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
ROM (Read Only Memory)							
Loss of BIOS	4.0×10^{-08}	No	No	Undetectable Failure	Failure	No	<p>1. The BIOS input/output subroutines are stored in ROM. The failure rate (4.0×10^{-08} per hour), is taken from Chapter 6, for a generic ROM.</p> <p>2. The main CPU input and output operations rely on BIOS routines. However, it is unknown whether the loss of BIOS will cause a complete or partial loss of the inputs to and outputs from the application software and the CPU. This failure is conservatively assumed to be undetectable.</p>
Flash Disk							
Loss of Flash Disk	3.1×10^{-09}	No	No	Undetectable Failure	Failure	No	<p>1. The flash disk actually is flash memory. PRISM does not have data for flash memory. Therefore, the value for generic RAM failure is used here, i.e., 3.1×10^{-09} per hour.</p> <p>2. The flash disk stores the application software. The failure effects of a loss of the disk may range from no impact (if the disk is not used during operation) to severe (if the software is unable to run properly). The failure is conservatively assumed to be undetectable.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Serial Port							
Loss of Serial Port	1.6×10^{-09}	No	No	Continued Operation	No Failure	No	<p>1. The failure data (1.6×10^{-09} per hour) is from PRISM for a serial communication controller, the major component of the serial communication port.</p> <p>2. The serial port is used for communication between the main CPU and PDU; very likely, it is an RS-232 (Recommended Standard 232, which is a standard for serial binary data signals connecting data terminal equipment and data circuit-terminating equipment) implementation. According to the plant information, the CPUs send data to the PDU for display; the setpoint can be changed at the PDU and then sent to the CPU via the serial communication. Apparently, the setpoint is changed offline. Therefore, the loss of the serial port will not affect main CPU normal operation.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Inputs							
Analog Backplane A Channel 4, S/G 12 Feedwater Temperature: Input current fails high or low (2% and 44% of the total failure rate, respectively):	1.1×10^{-9}	Yes	No	Continued Operation	No Failure	No	<p>1. The failure rate is 2.4×10^{-9} per hour from PRISM data for Integrated Circuit (IC), Linear, Transmitter/Receiver, a major component of a current loop. An analog current input is carried by a current loop, which is a linear device, so the failure mode distribution in [Meeldijk 1996] is adopted. Input current fails low includes failures of fail-to-zero. The same data is used for other current input signals.</p> <p>2. The signal is used only during low-power operation.</p> <p>3. The main CPU will detect an invalid signal (OOR [out of range] conditions) caused by these failures, and use the other signal (from S/G 11). There are no effects on control provided that the signal from S/G 11 is normal.</p> <p>4. The main CPU will send a deviation alarm to the plant computer.</p>
Analog Backplane A Channel 4, S/G 12 Feedwater Temperature: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation	No Failure	No	<p>1. If the drifted input causes a large enough deviation, the main CPU will send an alarm to the plant computer. It is expected that the operators will act before the input drifts out of the range.</p> <p>2. It is assumed that the signal will drift out of range and fail high or low. Even if the input drifts out of range, the temperature signals are averaged, and there will be no significant effect.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 5, S/G 11 Feedwater Temperature: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. This signal is used only during low-power operation. 2. The main CPU will detect the invalidity of the signal (OOR condition) caused by these failures, and use the other signal (from S/G 12), and provided it is normal, there will be no effect on control. 3. The main CPU will send a deviation alarm to the plant computer.
Analog Backplane A Channel 5, S/G 11 Feedwater Temperature: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. The main CPU will send an alarm to the plant computer if the deviation caused by the drifted input is large enough. Therefore, the operators are expected to take action before the input drifts out of range. 2. It is assumed that the signal will drift out of range and fail high or low. Even then, the temperature signals are averaged and there will be no significant effect.
Analog Backplane A Channel 6, FW Pump A Bias: Input voltage fails high or low (50% each of the total failure rate)	3.7×10^{-9}	Yes	No	Undetectable Failure	Failure	Yes	<ul style="list-style-type: none"> 1. The failure rate, 3.7×10^{-9} per hour for a voltage regulator, is from the PRISM database. The voltage regulator is considered a major component of the voltage input module. The failure mode distribution is assumed to be 50% for each failure mode (i.e., fails high and fails low). 2. The main CPU will detect the OOR condition of this signal. Regardless, the incorrect pump demand will be sent to the FWP. It is assumed conservatively that the incorrect demand will fail the system. 3. The main CPU will send a deviation alarm to the plant computer.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 7, S/G 12 MFV Tracking: Input current fails high (2% of the total failure rate)	4.9×10^{-11}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The higher of the two MFV tracking signals from S/G 12 and S/G 11 is used to calculate the FWP speed demand. In the high-power mode, this will cause a controllable disturbance. 2. In the low-power mode, this failure may entail a loss of control that the turbine controller is expected to detect. 3. There is no direct indication of the failure. The increase in pump speed might be alarmed.
Analog Backplane A Channel 7, S/G 12 MFV Tracking: Input current fails low (44% of the total failure rate)	1.1×10^{-09}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The higher of the two MFV tracking signals from S/G 12 and S/G 11 is used to calculate FWP demand. Therefore, this low signal will not be employed in calculating the FWP demand. 2. There is no direct indication of the failure.
Analog Backplane A Channel 7, S/G 12 MFV Tracking: Drifted input current (52% of the total failure rate)	1.3×10^{-09}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. It is anticipated that the signal eventually will drift out of range and fail high or low. (See the failure effects above). 2. There is no direct indication of this failure.
Analog Backplane A Channel 8, S/G 11 FWP A Tracking: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-09}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The main CPU application software will detect a deviation larger than the setpoint between the CPU and the controller; this will cause a failover. If the deviation is not large enough, control will be unaffected. Here, it is assumed conservatively that the deviation is large upon the occurrence of this failure mode of this channel. 2. There is no direct indication of failure. Failure of the main CPU would send an alarm to the plant computer.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 8, S/G 11 FWP A Tracking: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	1. Because there is no direct indication of the failures, it is assumed that the deviation caused by the drifted signal eventually will be out of range and be detected by the application software. Upon the detection, the application software assumes that the main CPU is failed, and a failover will follow.
Analog Backplane A: Channels 9-12 are spares	N/A	N/A	N/A	N/A	N/A	N/A	1. These channels are spares and are not considered.
Analog Backplane A Channel 13, MFRV LVDT #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	1. If the deviation between two LVDT inputs exceeds the MFV_DEVIATION setpoint, the Diagnostic Transfer mode will transfer to Lockout mode. If this setpoint is not exceeded but instead, the MFV_DEADBAND setpoint is exceeded by the Demand-LVDT deviation, where the LVDT is the average of the two LVDT signals, the Demand-LVDT deviation will accumulate over subsequent cycles. Should this accumulation of Demand-LVDT deviation exceed the MFV_ACCUMULATION setpoint, the Diagnostic Transfer mode will be enabled. Then, the opposite positioner will be put in service and the control mode shifted to LOCKOUT. The main CPU continues to operate normally. 2. A large MFV deviation alarm will be activated on the PDU, and the associated CPU deviation-annunciator will be activated, if the deviation between two LVDT signals exceeds the MFV-DEVIATION setpoint.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 13, MFRV LVDT #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	1. It is assumed that the signal eventually will drift out of range and fail high or low. Therefore, it has the same failure effects as fails high or fails low.
Analog Backplane A Channel 14, MFRV LVDT #1: Input current fails low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	This failure mode is similar to Channel 13, MFRV LVDT #2: Input current fails high or low. See the description of this failure mode, above.
Analog Backplane A Channel 14, MFRV LVDT #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	This failure mode is similar to Channel 13, MFRV LVDT #2: Drifted input current. See the description of this failure mode, above.
Analog Backplane A Channel 15, MFRV Differential Pressure #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation	No Failure	No	1. This signal is related to the gooseneck purge. 2. This failure is assumed to be detectable. Plant information suggests that the loss of this signal does not affect main CPU operation. 3. The PDU will display the incorrect gooseneck flow and accumulated volume.
Analog Backplane A Channel 15, MFRV Differential Pressure #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation	No Failure	No	1. It is assumed that the signal eventually will drift out of range and fail high or low. Hence, see Channel 15, MFRV Differential Pressure #2: Input current fails high or low, above.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 16, MFRV Differential Pressure #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation	No Failure	No	1. This failure is assumed to be detectable. Plant information suggests that the loss of this signal does not affect main CPU operation. 2. The PDU will display the incorrect gooseneck flow and accumulated volume.
Analog Backplane A Channel 16, MFRV Differential Pressure #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation	No Failure	No	1. It is assumed that the signal eventually will drift out of range and fail high or low. Hence, see Channel 16, MFRV Differential Pressure #1: Input current fails high or low, above.
Analog Backplane B: Channels 1-5 are reserved or spares	N/A	N/A	N/A	N/A	N/A	N/A	1. Since these channels are reserved or spares, no failure modes are considered.
Analog Backplane B Channel 6, S/G 11 Level #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	1. The failure of this signal will be detected. Then, the S/G 11 Level #2 signal will be used for control. Provided that the other CPU is healthy, a failover will occur after a delay. 2. The PDU will display the failover (if any).

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane B Channel 6, S/G 11 Level #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. If the deviation between two level signals is small, control will continue with the average of the two inputs. If the deviation is large and the backup CPU is healthy, the main CPU will fail over after a delay.</p> <p>2. The operator may take action before the deviation becomes large because the deviation will actuate an alarm status in the plant computer. Nevertheless, it is assumed that the signal will drift out of range and fail high or low. The application software then will detect the OOR failure.</p>
Analog Backplane B Channel 7, S/G 11 Level #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. The failure of this signal will be detected. Then, the S/G 11 Level #1 signal will be used for control upon the failure. Provided that the other CPU is healthy, after a delay, a failover will occur.</p> <p>2. The PDU will display a failover (if any).</p>
Analog Backplane B Channel 7, S/G 11 Level #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. With a small deviation between two level signals, control will continue with the average of the two inputs. With a large deviation, and a healthy backup CPU, the main CPU will failover after a delay.</p> <p>2. The operator may take action before the deviation becomes large because the deviation will actuate an alarm status in the plant computer. Nevertheless, it is assumed that the signal will drift out of range and fail high or low. The application software then will detect the OOR failure.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane B Channel 8, S/G 11 FW Flow #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. The failure of this signal will be detected, and the S/G 11 FW Flow #2 signal will be used for control. After a delay, provided that the backup CPU is healthy, the main CPU will failover.</p> <p>2. Failover (if any) will be displayed on the PDU.</p>
Analog Backplane B Channel 8, S/G 11 FW Flow #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. A small deviation between two flow signals will actuate a deviation alarm in the plant computer. A large deviation will result in single-element control.</p> <p>2. Although the operator may intervene before the deviation becomes large since an alarm status will be actuated in the plant computer for that deviation, it is assumed that the signal will drift out of range and fail high or low. The failure will be detected and the application software will fail the main CPU.</p>
Analog Backplane B Channel 9, S/G 11 FW Flow #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. The application software will detect the failure of this signal, upon which the S/G 11 FW Flow #1 signal will be used for control. Provided that the backup CPU is healthy, there will be a delay, and then the main CPU will failover.</p> <p>2. The PDU will display the failover (if any).</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane B Channel 9, S/G 11 FW Flow #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. A small deviation between two flow signals will trigger a deviation alarm in the plant computer. A large deviation will result in a transfer to single-element control.</p> <p>2. A deviation will actuate an alarm in the plant computer, and although the operator may act before it becomes large, it is assumed that the signal will drift out of range and fail high or low. The failure will be detected and the main CPU will be failed by the application software.</p>
Analog Backplane B Channel 10, S/G 11 Main Steam Flow #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. The failure of this signal will be detected. Then, the steam flow input from S/G 12 will be used for control. If the backup CPU is healthy, the main CPU will failover after a delay.</p> <p>2. The PDU will display the deviation alarm and failover (if any).</p>
Analog Backplane B Channel 10, S/G 11 Main Steam Flow #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. A small deviation between two flow signals actuates a deviation alarm on the plant computer. If the deviation becomes large, a transfer to single-element control will occur.</p> <p>2. Although a large deviation actuates an alarm status in the plant computer, and accordingly, the operator takes action, it still is assumed that the signal will drift out of range and fail high or low. The failure will be detected and the application software will fail the main CPU.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane B Channel 11, S/G 11 Main Steam Flow #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. The application software will detect the failure of this signal. Thereafter, the other steam flow input will be used for control. After a delay, provided that the backup CPU is healthy, the main CPU will failover.</p> <p>2. The PDU will display a deviation alarm and failover (if any).</p>
Analog Backplane B Channel 11, S/G 11 Main Steam Flow #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. After a small deviation between two steam signals, a deviation alarm will be actuated in the plant computer. If the deviation becomes large, a transfer to single-element control will occur.</p> <p>2. Although the operator may act before the deviation becomes large because it actuates an alarm status in the plant computer, it still is assumed that the signal will drift out of range and fail high or low. The failure will be detected and the main CPU will be failed by the application software.</p>
Analog Backplane B Channel 12, Neutron Flux #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. The failure of this signal will be detected; the Neutron Flux #2 input will be used and control will continue.</p> <p>2. A deviation alarm will be sent to the plant computer.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane B Channel 12, Neutron Flux #1: Drifted input current (52% of the total failure rate): Neutron Flux #1	1.3×10^{-09}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. A deviation alarm will be actuated in the plant computer. Therefore, the operator is assumed to take action before the deviation becomes large. 2. On the occurrence of a deviation, valve transfers are inhibited and control continues as long as the other neutron flux signal remains valid. 3. It is assumed that the signal will drift out of range and fail high or low.
Analog Backplane B Channel 13, Neutron Flux #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-09}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The failure of this signal will be detected, and the Neutron Flux #1 input will be used; control will continue. 2. A deviation alarm will be sent to the plant computer.
Analog Backplane B Channel 13, Neutron Flux #2: Drifted input current (52% of the total failure rate): Neutron Flux #2	1.3×10^{-09}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. A deviation alarm will be actuated in the plant computer. Therefore, it is assumed that the operator will take action before the deviation becomes large. 2. After a deviation, valve transfers are inhibited and control continues as long as the other neutron flux signal is valid. 3. It is assumed that the signal will drift out of range and fail high or low.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane B Channel 14, S/G 11 Level Setpoint: Input current fails high, low, and drift (2%, 44%, and 52% of the total failure rate, respectively)	2.4×10^{-9}	Yes	No	Continued Operation	No Failure	No	<p>1. The application software detects the failure of this signal. Hence, there will be a deviation between this signal and the setpoint inside the program. If it is larger than a pre-set value, LEV_SPT, the internal level setpoint will be used. Otherwise, control is not impacted.</p> <p>2. A deviation alarm will be sent to the plant computer.</p>
Analog Backplane B Channel 15, S/G 11 BFRV Tracking: Input current fails high, low, and drift (2%, 44%, and 52% of the total failure rate, respectively)	2.4×10^{-9}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. Control continues and the BFRV will be closed. While there is no impact on the high-power mode, if it is in low-power mode, a failover will occur.</p> <p>2. There is no alarm.</p>
Analog Backplane B Channel 16, S/G 11 MFRV Tracking: Input current fails high, low, and drift (2%, 44%, and 52% of the total failure rate, respectively)	2.4×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. A large deviation between the main CPU output and controller output feedback will cause a failover after some delay. Here, conservatively, a large deviation is assumed. If the deviation is small, control continues.</p> <p>2. The PDU will display the deviation alarm and the failover (if any).</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Multiplexer (MUX)							
Loss of all signals (input signals)	8.8×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. A failure rate of 8.8×10^{-9} per hour for a loss of multiplexer is from [Aeroflex 2005]. 2. Loss of a signal means that the input signal falls to zero. The deviation logic of the main CPU application software will capture the loss of input signals because all analog input signals use the same multiplexer. Hence, the main CPU will failover.
Analog Backplane A Channel 4, S/G 12 Feedwater Temperature: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. The failure rate of 1.1×10^{-7} per hour for a loss of one signal is from [Aeroflex 2005]. The same data applies to other signals. 2. The signal is used only during low-power operation. 3. The main CPU will detect invalidity of the signal (OOR conditions) caused by the failure. Then, the other signal (from S/G 11) will be used and control will not be affected. 4. The main CPU will send a deviation alarm to the plant computer.
Analog Backplane A Channel 5, S/G 11 Feedwater Temperature: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. The signal is used only during low-power operation. 2. The main CPU will detect the invalidity of the signal; the other signal (from S/G 12) will be used and there will be no effect on control. 3. A deviation alarm will be sent to the plant computer from the main CPU.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 6, S/G 11 FWP A Bias: Loss of one of the signals	1.1×10^{-7}	Yes	No	Undetectable Failure	Failure	Yes	<ul style="list-style-type: none"> 1. The main CPU will detect the OOR condition of this signal; regardless, the pump demand will be sent to the FWP. According to the plant information, the FWP controller will revert to manual mode, thereby losing auto control. 2. The main CPU will send a deviation alarm to the plant computer.
Analog Backplane A Channel 7, S/G 12 MFV Tracking: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The higher MFV tracking signal from S/Gs will be used to calculate FWP demand. Therefore, the main CPU can detect this loss of the S/G 12 MFV signal, and it does not affect the FWP demand calculation. 2. There is no direct indication of the failure.
Analog Backplane A Channel 8, S/G 12 FWP A Tracking: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. A deviation larger than the setpoint between the CPU and the controller output will be detected by the main CPU application software and cause a failover. There is no effect if the deviation is not large enough. Here, it is assumed conservatively that the deviation is large upon the loss of this signal. 2. There is no direct indication of failure. If the main CPU is failed, there will be an alarm to the plant computer.
Analog Backplane A: Channels 9-12 are spares	N/A	N/A	N/A	N/A	N/A	N/A	<ul style="list-style-type: none"> 1. These channels are spares; hence, no failure modes are considered.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 13, MFRV LVDT #2 Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. Should the deviation between two LVDT inputs exceed the MFV_DEVIATION setpoint, the Diagnostic Transfer mode will transfer to Lockout mode. If the MFV DEVIATION setpoint is not exceeded but the MFV_DEADBAND setpoint is exceeded by the Demand-LVDT deviation, where the LVDT is the average of the two LVDT signals, then the Demand-LVDT deviation will accumulate over subsequent cycles. If this accumulation exceeds the MFV_ACCUMULATION setpoint and the Diagnostic Transfer mode is enabled, the opposite positioner will be put into service and the control mode shifted to LOCKOUT. The main CPU continues its normal operation.</p> <p>2. A large MFV deviation alarm will be activated on the PDU. The associated CPU deviation annunciator will be activated if the deviation between two LVDT signals exceeds the MFV-DEVIATION setpoint.</p>
Analog Backplane A Channel 14, MFRV LVDT #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	See the comments for Channel 13, MFRV LVDT #2, Loss of one of the signals.
Analog Backplane A Channel 15, MFRV Differential Pressure #2: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	No Failure	No	<p>1. This failure is assumed to be detectable. Apparently, from the plant information, the loss of this signal does not affect main CPU operation.</p> <p>2. The signal is related to the gooseneck purge.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 16, MFRV Differential Pressure #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	No Failure	No	1. This failure is assumed to be detectable. Plant information suggests that the loss of this signal does not affect the operation of the main CPU. 2. The signal is related to the gooseneck purge.
Analog Backplane B: Channels 1-5 are reserved or spares	N/A	N/A	N/A	N/A	N/A	N/A	1. These channels are reserved or spares; no failure modes are considered.
Analog Backplane B Channel 6, S/G 11 Level #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No Failure	Yes	1. The loss of this signal will be detected, whereupon the S/G 11 Level #2 signal will be used for control. If the backup CPU is healthy, then after some time, the main CPU will failover. 2. The PDU will display the deviation alarm and failover (if any).
Analog Backplane B Channel 7, S/G 11 Level #2 Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No Failure	Yes	1. The loss of this signal will be detected, and the S/G 11 Level #1 signal will be used for control. After a delay, provided that the backup CPU is healthy, a failover of the main CPU will occur. 2. A deviation alarm and failover (if any) will be displayed on the PDU.
Analog Backplane B Channel 8, S/G 11 FW Flow #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No Failure	Yes	1. The loss of this signal will be detected, after which the S/G 11 FW Flow #2 signal will be used for control. If the backup CPU is healthy, the main CPU will failover after a delay. 2. A deviation alarm and failover (if any) will be displayed on the PDU.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane B Channel 9, S/G 11 FW Flow #2: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. The loss of this signal will be detected, at which time the S/G 11 FW Flow #1 signal will be used for control. After a delay, a failover of the main CPU will occur provided that the backup CPU is healthy.</p> <p>2. The PDU will show the deviation alarm and failover (if any).</p>
Analog Backplane B Channel 10, S/G 11 Main Steam Flow: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. The loss of this signal will be detected, and then the other steam flow input (from S/G 12) will be used for control. After a delay, if the backup CPU is healthy, a failover of the main CPU will occur.</p> <p>2. A deviation alarm and failover (if any) will be displayed on PDU.</p>
Analog Backplane B Channel 11, S/G 12 Main Steam Flow: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. The loss of this signal will be detected; then, the other steam flow input (from S/G 11) will be used for control. After a time delay, if the backup CPU is healthy, the main CPU will failover.</p> <p>2. A deviation alarm and failover (if any) will be displayed on PDU.</p>
Analog Backplane B Channel 12, Neutron Flux #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. The loss of this signal will be detected, the Neutron Flux #2 signal will be used, and control continues.</p> <p>2. A deviation alarm will be sent to the plant computer.</p>
Analog Backplane B Channel 13, Neutron Flux #2: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. The loss of this signal will be detected, the Neutron Flux #1 signal will be used, and control continues.</p> <p>2. A deviation alarm will be sent to the plant computer.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane B Channel 14, S/G 11 Level Setpoint: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	No Failure	No	<p>1. The loss of this signal will be detected. There will be a deviation between this signal and the setpoint inside the program. If it is larger than the pre-set value, the internal level setpoint will be used. The control is not impacted.</p> <p>2. A deviation alarm will be sent to the plant computer.</p>
Analog Backplane B Channel 15, S/G 11 BFRV Tracking: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	No Failure	Yes	<p>1. Control continues and the BFRV will be closed. There is no impact on control when it is in high-power mode, but a failover will occur in the low-power mode.</p> <p>2. There is no alarm.</p>
Analog Backplane B Channel 16, S/G 11 MFRV Tracking: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No Failure	Yes	<p>1. A large deviation between the main CPU output and controller feedback will cause a failover. That is assumed to be the case here.</p> <p>2. With a small deviation, control continues. A deviation alarm and the failover (if any) will be displayed on the PDU.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
A/D Converter							
All 16 bits stuck at zeros or ones (48% of the total failure)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No Failure	Yes	1. Failure rate (2.4×10^{-9} per hour) is from PRISM for a 16-bit A/D or D/A converter. 2. The failure mode distribution is adapted from [Meeldijk 1996], as discussed in Chapter 6. 3. Since all analog inputs share the A/D converter, its loss will result in the loss of all such inputs. Due to the deviation logic for certain input signals (e.g., main steam flow), the application software will detect this failure.
Random bit failure (52% of the total failure rate)	1.3×10^{-9}	No	No	Undetectable Failure	Failure	No	1. Although the application software might detect some random failures, they are conservatively assumed to be undetectable.
D/A Converter							
Output fails high (2% of the total failure rate)	4.9×10^{-11}	Yes	No	Undetectable Failure	Failure	Yes	1. Failure rate (2.4×10^{-9} per hour) is from PRISM. 2. Failure mode distribution is adapted from [Meeldijk 1996], as discussed in Chapter 6. 3. The turbine controller is assumed to detect the fail-high FWP demand signal and take over control. This is a loss of automatic control. 4. Since all analog outputs share the D/A converter, its loss will entail the loss of all outputs.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Output fails low (44% of total failure rate)	1.1×10^{-9}	Yes	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. The failure mode of an output fails low is assumed to include fail-to-zero. 2. If the output fails low, but not to zero, the software will not detect it, and thus, it is an undetected failure. If the output fails to zero, the MFV demand output will be zero and so the PDI controller will take over the MFV controller. This already is a system failure because automatic control is lost. Although the application software can detect this fail-to-zero, it is considered here an undetected failure since it will fail the system regardless.
Drifted output to high: (26% of the total failure rate)	7×10^{-10}	Yes	No	Undetectable Failure	Failure	Yes	<ul style="list-style-type: none"> 1. For the main CPU, the drifted output failure mode for D/A converters (discussed in Chapter 6), was assumed to be equally split between drifts high and drifts low. 2. Although the control algorithm can cope with some drifted outputs within a certain range, it is assumed that all outputs eventually will drift out of range and fail high or low. 3. The turbine controller is assumed to detect the fail-high FWP demand signal and take over the control. This is a loss of automatic control. 4. See comments for output fails high.
Drifted output to low (26% of the total failure rate)	7×10^{-10}	Yes	No	Undetectable Failure	Failure	No	1. See comments for output fails low.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Demultiplexer (DEMUX)							
Loss of all output signals	8.8x10 ⁻⁰⁹	Yes	No	Undetectable Failure	Failure	No	<p>1. A DEMUX is considered similar to a MUX and the failure data for MUX from [Aeroflex 2005] is used (also, refer to MUX, above).</p> <p>2. The main CPU has three analog outputs: the demands to the MFV, the BFV, and the FWP controllers.</p> <p>3. Loss of a signal means that the signal falls to zero. In addition to the failure of the main CPU, the PDI controller will take over the MFV controller for this failure mode. Therefore, it is considered an undetected failure of the main CPU, resulting in DFWCS failure, because even though the application software can detect the main CPU failure, it may be unable to initiate a failover to the backup CPU due to the loss of the DEMUX output signals.</p> <p>4. The failure effects of individual output signals from the demultiplexer are described here only briefly. Details of the FMEA are given in Appendix B.2 of NUREG/CR-6962.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 1, Feed Pump Demand: Loss of one of the output signals	1.1×10^{-7}	Yes	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. There is no direct indication of this failure. The main CPU deviation (between its demand output and the FWP tracking signal) will be sent to the plant computer. 2. The turbine controller seemingly will detect this failure and take over, but details of this process are unavailable (see Appendix B.2, NUREG/CR-6962). The takeover of the turbine controller entails loss of automatic control, i.e., system failure occurs. Therefore, this failure is considered an undetected failure of the main CPU even though the application software can detect the failure.
Analog Backplane A Channel 2, Bypass Valve Demand: Loss of one of the output signals	1.1×10^{-7}	No	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. The BFV demand signal is normally zero in high-power mode. Nothing will happen when this signal is lost. 2. There is no direct indication of this failure.
Analog Backplane A Channel 3, Main Valve Demand: Loss of one of the output signals	1.1×10^{-7}	Yes	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. Upon loss of this signal, in addition to the failure of the main CPU, the PDI controller will take over the MFV controller for this failure mode, thereby resulting in system failure (i.e., loss of automatic control). Thus, it is considered an undetected failure of the main CPU. 2. The PDI controller will display an "MFV fail" message. The main CPU also will activate a deviation message.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Outputs							
Analog Backplane A Channel 1, Feed Pump Demand: Output current fails high (2% of the total failure rate)	4.9×10^{-11}	Yes	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. The failure rate is 2.4×10^{-9} per hour from PRISM data of IC, Linear Transmitter/receiver, which is a major component of a current loop. A current loop is a linear device and its failure mode distribution is shown in [Meeldijk 1996]. 2. A failover will occur due to the large deviation between the CPU demand and the FWP tracking signal. 3. After the failover to the backup CPU, the turbine controller might detect this failure and take over, but details are unavailable (Appendix B.2, NUREG/CR-6962). Takeover by the turbine controller results in system failure (i.e., loss of auto control). Therefore, this failure mode is conservatively assumed to be an undetectable failure of the main CPU. 4. There is no direct indication of this failure. The main CPU deviation (between its demand output and the FWP tracking signal) is sent to the plant computer. 5. Each output is assumed to have a separate current loop.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 1, Feed Pump Demand: Output current fails low (44% of the total failure rate)	1.1×10^{-9}	No	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. The large deviation between the CPU demand and the FWP tracking signal will cause a failover. 2. Seemingly, after the failover to the backup CPU, the turbine controller will detect this failure and take over, but details are not available (Appendix B.2, NUREG/CR-6962). This results in system failure (i.e., loss of auto control), although the failure itself is software-detectable. 4. There is no direct indication of this failure. The main CPU deviation (between its demand output and the FWP tracking signal) will be sent to the plant computer.
Analog Backplane A Channel 1, Feed Pump Demand: Drifted output current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. According to Appendix B.2, NUREG/CR-6962, the control algorithm can compensate for this failure. However, it is assumed that the signal will drift out of range eventually and fail high or low. Therefore, it is an undetectable failure. 2. There is no direction indication of this failure.
Analog Backplane A Channel 2: Bypass Valve Demand: Output current fails high (2% of the total failure rate)	4.9×10^{-11}	No	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. According to Appendix B.2, NUREG/CR-6962, the CPU deviation logic for the BFV demand signal is inhibited in high-power mode. However, if the BFV demand increases, the MFV demand will fall to cope with this. Therefore, at most, there is a transient. 2. There is no direct indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 2: Bypass Valve Demand: Output current fails low (44% of the total failure rate)	1.1×10^{-9}	No	No	Continued Operation	No Failure	No	1. The BFV demand signal is normally zero in the high-power mode. A loss of the signal does not affect system operation. 2. There is no direct indication of this failure.
Analog Backplane A Channel 2: Bypass Valve Demand: Drifted output current (52% of the total failure rate)	1.3×10^{-9}	No	No	Continued Operation	No Failure	No	1. According to Appendix B.2, NUREG/CR-6962, a proper setpoint can cope with this failure. 2. There is no direct indication of this failure.
Analog Backplane A Channel 3, Main Valve Demand: Output current fails high (2% of the total failure rate)	4.9×10^{-11}	Yes	No	Application Software Detectable Failure	No Failure	Yes	1. The main CPU will detect this failure via MFV controller feedback, provided that the MFV controller status is normal. 2. The failed signal will be sent to the CPUs of the other S/G, and will affect the FWP speed calculation because it selects the higher of the two FWP flow demand signals; that is, the flow demand signal calculated by the CPUs and the flow demand signal back-calculated from the MFV signal received from the other S/G. 3. There is no direct indication of this failure. The main CPU sends a deviation alarm to the plant computer.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Backplane A Channel 3, Main Valve Demand: Output current fails low (44% of the total failure rate)	1.1×10^{-9}	Yes	No	Undetectable Failure	Failure	Yes	<ul style="list-style-type: none"> 1. The PDI controller will take over the MFV controller. 2. According to Appendix B.2, NUREG/CR-6962, the PDI will take over before the failure of the main CPU. It is considered an undetected failure because the system is assumed to be failed by the failure, even though the application software can detect it. 3. The PDI controller will display an "MFV fail" message. The main CPU will generate a deviation message.
Analog Backplane A Channel 3, Main Valve Demand: Drifted output to low (26% of the total failure rate)	6.5×10^{-10}	Yes	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. According to Appendix B.2, NUREG/CR-6962, drifted output within a certain range is compensated for. However, it is assumed that the signal eventually will drift out of range and fail high or low. 2. There is no direct indication of this failure.
Analog Backplane A Channel 3, Main Valve Demand: Drifted output to high (26% of the total failure rate)	6.5×10^{-10}	Yes	No	Application Software Detectable Failure	No Failure	No	<ul style="list-style-type: none"> 1. Failure effects are the same as fail high. 2. There is no direct indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Analog Address Logic							
Loss of analog address logic	7.0×10^{-8}	No	No	Undetectable Failure	Failure	No	<p>1. The address logic also is called a decoder. Failure data (7.0×10^{-8} per hour, as shown in Chapter 6) was obtained by applying a hierarchical Bayesian method (HBM) to the raw data from PRISM for a decoder.</p> <p>2. An analog address logic is a digital device and the failure mode distribution is from [Meeldijk 1996]: 40% stuck high, 40% stuck low, and 20% loss of logic. These failure modes are not studied individually because all of them will cause the loss of the function of the address logic and fail the DFWCS.</p> <p>3. Although the application software might detect some failures of address logic, these failures are conservatively assumed to be undetectable.</p>
Buffer							
Loss of output buffer	3.9×10^{-7}	No	Yes	WDT Detectable Failure	No Failure	Yes	<p>1. All digital input and output require buffers.</p> <p>2. Since the digital outputs from the main CPU are lost, the WDT for the main CPU will detect this failure.</p> <p>3. The failure rate is from Chapter 6.</p>
Loss of input buffer	3.9×10^{-7}	No	No	Undetectable Failure	Failure	No	<p>1. It is assumed conservatively that a loss of input buffer will cause the loss of all digital inputs, and the main CPU module will fail undetected.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Address Logic							
Loss of digital address logic	7.0×10^{-8}	No	No	Undetectable Failure	Failure	No	1. Failure rate and failure mode distribution are the same as for analog address logic. 2. Although the WDT might detect some failures, these failures are conservatively assumed to be undetectable.
Digital Outputs							
Digital Backplane Output 1. Output to WDT (toggling signal): Failure to operate of the solid-state switch (fails as is)	1.6×10^{-9}	No	Yes	WDT Detectable Failure	No Failure	Yes	1. The main component of the digital output module is a solid-state switch. The failure rate of a digital switch, from PRISM, is 2.43×10^{-9} per hour. The failure mode distribution, according to [RAC 1997b], is 66.7% for failure to operate, and 33.3% for false operation. 2. If the failure mode of this signal is false operation (i.e., fails to opposite state), the WDT considers the signal normal since it is a toggling signal. 3. There is no direct indication of this failure. Indirect indications are the annunciation of main CPU failure in the PDU and the plant computer.
Digital Backplane Output 2 is unusable	N/A	N/A	N/A	N/A	N/A	N/A	1. This output is unusable; hence, no failure mode is considered.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Output 3, Power Failure or Microprocessor Not Controlling (Normally not energized): Failure to operate of the solid-state switch (fails as is)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. Power Failure or Microprocessor Not Controlling signal (normally not energized) failing as is indicates that the main CPU is alright. Therefore, this failure does not affect the operation of the main CPU or the system unless there is a power failure of the main CPU. Then, there will be an undetected main CPU failure and a loss of auto control.</p> <p>2. There is no direct indication or detection of this failure.</p>
Digital Backplane Output 3, Power Failure or Microprocessor Not Controlling: False operation of the solid-state switch (fails to opposite state)	8.1×10^{-10}	No	No	Application Software Detectable Failure	No Failure	Yes	<p>1. False operation of this switch will indicate that the main CPU power has failed, or it is not controlling, and a failover should occur. Detecting the failure relies upon the MFV feedback of the main CPU's status signal.</p> <p>2. There is no direct indication or detection of this failure. There should be an indirect indication from the PDU and the plant computer.</p>
Digital Backplane Output 4 is unusable	N/A	N/A	N/A	N/A	N/A	N/A	<p>1. Since this output is unusable, no failure mode is considered.</p>
Digital Backplane Output 5, High Power Indication (Normally closed): Failure to operate of the solid-state switch (fails closed)	1.6×10^{-9}	No	No	Continued Operation	No Failure	No	<p>1. High-power indication is normally closed indicating the high-power mode.</p> <p>2. This failure does not affect the main CPU or system operation. However, it might affect operator action when the DFWCS is in low-power mode, because the main CPU will indicate that the system is in high-power mode.</p> <p>3. There is no direct indication of this failure.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Output 5, High Power Indication: False operation of the solid-state switch (fails open)	8.1×10^{-10}	No	No	Continued Operation	No Failure	No	1. There is no direct indication of this failure. 2. This failure does not affect the main CPU or system operation. However, it might affect operator action when the DFWCS is in high-power mode, because the main CPU will indicate that the system is in low-power mode.
Digital Backplane Output 6, Transfer Indication (Normally open): False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No Failure	No	1. The transfer indication normally is open indicating there is no mode transfer. 2. There is no direct indication of this failure. 3. This failure does not affect the main CPU or system operation. However, it might affect operator action, because the main CPU will indicate that a power-mode transfer is occurring when, in fact, there is no such transfer occurring.
Digital Backplane Output 6, Transfer Indication: Failure to operate of the solid-state switch (fails open)	1.6×10^{-09}	No	No	Continued Operation	No Failure	No	1. There is no direct indication of this failure. 2. This failure does not affect the main CPU or system operation. However, it might affect operator action when a power-mode transfer is occurring, because the main CPU will indicate that no such transfer is occurring.
Digital Backplane Output 7, Low Power Indication (Normally open): False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No Failure	No	1. Low-power indication; this is normally open (high power mode). This failure indicates that the system is not operating in the low-power mode. 2. There is no direct indication of this failure. 3. This failure does not affect the main CPU or system operation. However, it might affect operator behavior when the system is operating in high-power mode, because there will be indication from the main CPU that the system is operating in low-power mode.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Output 7, Low Power Indication: Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation	No Failure	No	1. There is no direct indication of this failure. 2. This failure does not affect the main CPU or system operation, but might affect operator behavior when the system is operating in low-power mode, because there will be no indication from the main CPU that the system is in this mode.
Digital Backplane Output 8, Bypass Override Indication (Normally open): False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No Failure	No	1. The Bypass Override (BPO) indication is normally open (not in BPO mode). This failure indicates that the system is in a BPO mode. 2. There is no direct indication of this failure. 3. This failure does not affect the main CPU or system operation but might affect operator behavior, because there will be indication from the main CPU that the system is in BPO mode, though it actually is not.
Digital Backplane Output 8, Bypass Override Indication: Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation	No Failure	No	1. There is no direct indication of this failure. 2. This failure does not affect the main CPU or system operation, but might affect operator behavior when the system is put into BPO mode, since there will be no indication from the main CPU that the system is in this mode.
Digital Backplane Output 9, Deviation Alarm (Normally open): False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No Failure	No	1. The deviation alarm is normally open, i.e., there is no deviation. This failure indicates that there is a deviation (though in reality there is none). 2. Seemingly, a failover due to deviation logic will occur regardless of the state of this output. 3. There is no direct indication. However, the plant computer will indicate that the main CPU detects a deviation.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Output 9, Deviation Alarm: Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation	No Failure	No	1. This failure indicates there is no deviation even if there is. It does not affect operation of the CPUs or the system. 2. There is no direct indication.
Digital Backplane Output 10, Transfer Inhibit (Normally open): Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation	No Failure	No	1. Transfer Inhibit is normally open, i.e., there is no indication from the main CPU to the plant computer that control-mode transfer is inhibited. 2. This failure entails the lack of indication from the main CPU to the plant computer that transfer is inhibited when it actually is inhibited. 3. There is no direct indication of this failure mode. 4. Transfer is not considered in this study.
Digital Backplane Output 10, Transfer Inhibit: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No Failure	No	1. This failure causes annunciation from the main CPU to the plant computer that the control-mode transfer is inhibited, even though it may not be. 2. There is no direct indication. However, the plant computer will indicate that control-mode transfer is inhibited.
Digital Backplane Output 11 is a spare output	N/A	N/A	N/A	N/A	N/A	N/A	1. Since this output is a spare output, no failure mode is considered.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Output 12, Positioner Selected (Normally closed): Failure to operate of the solid-state switch (fails closed)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	No	<ul style="list-style-type: none"> 1. The signal Positioner Selected is an output to positioners. 2. It is assumed here that positioner A is normally used, i.e., the output contact is closed. 3. The signal from the main CPU will indicate that the active positioner is A. It does not affect the control if positioner B is normal. 4. This digital signal is not used in the application software of the CPUs; therefore, this failure mode does not affect DFWCS operation and is excluded from the model.
Digital Backplane Output 12, Positioner Selected: False operation of the solid-state switch (fails open)	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	No	<ul style="list-style-type: none"> 1. The signal from the main CPU will be that the active positioner is B. It does not affect the control if positioner B is normal. 2. This digital signal is not used in the application software of the CPUs; therefore, this failure mode does not affect DFWCS operation and is excluded from the model.
Digital Backplane Output 13, No Failures in Microprocessor (Normally open): Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. No Failures in Microprocessor. It is assumed to be normally open, i.e., there is no failure in the main CPU. This output goes to the other CPU. 2. This failure indicates that the main CPU is in a normal state. It will not affect the operation of the main CPU and the system. 3. The PDU and the plant computer will show the status of the main CPU. 4. There is no direct indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Output 13, No Failures in Microprocessor: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Application Software Detectable Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This failure indicates that there exist failure(s) in the main CPU. According to the application software and the simulation results, this failure mode does not cause a failover and the main CPU remains in control. 2. The PDU will show the status of the main CPU. 3. There is no direct indication of this failure. The PDU will display the failure status of the main CPU.
Digital Backplane Output 14, No Deviation (Normally open): Failure to operate of the solid-state switch (fails open)	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No Failure	No	<ul style="list-style-type: none"> 1. No deviations in the main CPU. It is normally open, i.e., there is no deviation. This output goes to the backup CPU. 2. This signal is not used by the CPU application software. Thus, it does not affect the operation of the main CPU or the system. 3. There is no indication of this failure. If there is a deviation, the PDU and the plant computer will show the message.
Digital Backplane Output 14, No Deviation: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	No	<ul style="list-style-type: none"> 1. This failure indicates that the main CPU has a deviation. However, this failure does not cause the main CPU to fail, and thus, it remains in control. 2. This signal is not used by the CPU application software.
Digital Backplane Output 15, Both Level Signal Valid (Normally open): Failure to operate of the solid-state switch (fails open)	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. Status of the CPU level signal. This is normally open indicating that both SG level signals are valid. This signal goes to the backup CPU. Thus, this failure indicates the validity of the signals. The main CPU and the system will continue normal operation with this latent failure. 2. There is no direct indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Output 15, Both Level Signal Valid: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. This failure indicates that at least one of the SG level signals is invalid. Since the main CPU is in a good state and the backup CPU can validate the level signals, the main CPU and the system will continue normal operation with this latent failure.</p> <p>2. There is no direct indication of this failure.</p>
Digital Backplane Output 16, Both Steam Flow and Both FW Flow Signals Valid: Failure to operate of the solid-state switch	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. This output is "Both Steam Flow and Both FW Flow Signals Valid," and is assumed to be normally open, indicating that all these signals received by the main CPU are valid.</p> <p>2. The failure mode triggers a signal to the other CPU indicating that both steam flow and both FW flow signals received by the main CPU are valid, even if any of them are invalid. This failure mode will not affect main CPU operation.</p> <p>3. One report on the system states that this channel is not used. In contrast, this study found that this channel is connected to the other CPU.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Output 16, Both Steam Flow and Both FW Flow Signals Valid: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No failure	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. This output is "Both Steam Flow and Both FW Flow Signals Valid," and is assumed to be normally open, indicating that all these signals received by the main CPU are valid.</p> <p>2. The failure mode triggers a signal to the other CPU indicating that at least one of the steam flow and FW flow signals received by the main CPU is invalid, even if they are all valid. This failure mode will not affect main CPU operation.</p> <p>3. One report on the system states that this channel is not used. In contrast, this study found that this channel is connected to the other CPU.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Inputs							
Digital Backplane Input 1, A/M Status BFV (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The major component of a digital input is a solid-state switch [Eurotherm 2000]. Therefore, the failure rate is 2.4×10^{-9} per hour, and failure mode distribution is 66.7% for fail to operate and 33.3% for false operation (the same as for digital output). 2. The A/M Status BFV is normally closed, i.e., the BFV is in auto status. It is an input from the BFV controller. 3. The main CPU and the system continue their normal operation with this latent failure. 4. There is no direct indication of this failure.
Digital Backplane Input 1, A/M Status BFV: fails open	8.1×10^{-10}	No	No	Undetectable Failure	Failure	Yes	<ul style="list-style-type: none"> 1. This failure causes the main CPU to receive a signal indicating that the BFV is in manual status. Then, the main CPU would track instead of control, and the BFRV may drift open. Auto control will be lost, and the system is considered failed. 2. There is no indication of this failure. The status of the BFV displayed on the PDU differs from that shown on the BFV controller.
Digital Backplane Input 2, A/M Status MFV (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The A/M Status MFV is normally closed, i.e., the MFV is in auto status. It is an input from the MFV controller. 2. The main CPU and the system will continue their normal operation with this latent failure. 3. There is no direct indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 2, A/M Status MFV: fails open	8.1×10^{-10}	No	No	Undetectable Failure	Failure	Yes	<p>1. This failure causes the main CPU to receive a signal indicating that the MFV is in manual status, and the main CPU will track instead of control. Auto control will be lost. The MFRV will drift from setpoint. Eventually, the system will fail, unless the operator takes action.</p> <p>2. There is no indication of this failure. The status of the MFV displayed on the PDU differs from that shown on the MFV controller.</p>
Digital Backplane Input 3, A/M Status FWP (Normally closed): fails closed	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. The A/M Status FWP normally is closed, i.e., the FWP is in auto status. It is an input from the FWP controller.</p> <p>2. This failure indicates that the FWP is in auto mode. The operation of the main CPU and the system is not affected. It is a latent failure.</p> <p>3. There is no direct indication of this failure.</p>
Digital Backplane Input 3, A/M Status FWP: fails open	8.1×10^{-10}	No	No	Undetectable Failure	Failure	Yes	<p>1. This failure causes the main CPU to receive a signal indicating that the FWP controller is in manual status. The main CPU will track rather than control. This is a loss of auto control. The pump demand may wind up, but the MFV controller is expected to compensate for this.</p> <p>2. There is no direct indication of this failure. However, the status of the FWP controller displayed on the PDU will differ from that shown on the FWP controller.</p>

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 4, Reactor Trip (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. Reactor Trip. It is normally closed, i.e., there is no reactor trip.. It is an input from the post reactor trip position relay. 2. This failure does not affect the main CPU or system operation. The DFWCS cannot detect a reactor trip. 3. There is no direct indication of this failure.
Digital Backplane Input 4, Reactor Trip: fails open	8.1×10^{-10}	No	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. This failure indicates that there is a reactor trip and will cause one. Trip functions will be activated after certain period (Appendix B.2 of NUREG/CR-6962).
Digital Backplane Input 5, Main/Backup CPU Identification (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation	No Failure	Yes	<ul style="list-style-type: none"> 1. The main/backup CPU Identification is normally closed, i.e., the pre-selected CPU is the main CPU. The main CPU cannot experience this failure mode (Appendix B.2 of NUREG/CR-6962); it is a pre-selected input. 2. Plant analysis states that "The main CPU has no external field connections to fail." Apparently, the analysis concludes that this failure mode cannot occur for the main CPU. There is insufficient information to assess whether this conclusion is correct. The backup CPU digital input is grounded. If the external connection were to fail, the backup CPU would interpret this as failure of the main CPU and start to control versus track. As the DFWCS controllers select the main CPU first, the DFWCS would continue to operate normally. However, the backup CPU would windup its outputs, causing its own failure due to a deviation between the demand and controller output. 3. There is no indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 5, Main/Backup CPU Identification: fails open	8.1×10^{-10}	No	No	Undetectable Failure	Failure	No	<ul style="list-style-type: none"> 1. The simulation result shows that both the main and the backup CPUs will be tracking instead of controlling, which entails a loss of auto control and system failure. 2. There is no indication of this failure.
Digital Backplane Input 6, Turbine Tryp (Normally closed): fails closed	1.6×10^{-09}	No	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. Turbine Trip is normally closed, i.e., there is no turbine trip. It is an input from the turbine relay. 2. This failure does not affect system operation, as the DFWCS cannot detect the occurrence of turbine trip. 3. This failure should not be included as a latent failure of the main CPU because this study considered only the high-power operation mode. 4. There is no indication of this failure.
Digital Backplane Input 6, Turbine Trip: fails open	8.1×10^{-10}	No	No	Continued Operation	No Failure	No	<ul style="list-style-type: none"> 1. This indicates that there is a turbine trip. 2. Simulation revealed that the main CPU does not take any action after this failure. 3. There is no indication of this failure, except a reactor trip. The PDU displays the trip events.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 7, Main CPU Failed (Normally open): fails closed	8.1×10^{-10}	No	No	Undetectable Failure	Failure	Yes	<ul style="list-style-type: none"> 1. Main CPU Failed. It is normally open, i.e., the main CPU is not failed. This is an input from the MFV controller. 2. This failure indicates that the main CPU is failed. The simulation result shows that both main and backup CPUs will be tracking. However, the main CPU does not notify controllers of its failure status. Controllers continue passing demands from the main CPU. This is a loss of auto control and the system fails. 3. The failure of the main CPU is displayed by the PDU and the plant computer.
Digital Backplane Input 7, Main CPU Failed: fails open	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This failure indicates that the main CPU is healthy, even if it is not. This failure alone does not affect system operation. 2. There is no indication of this failure.
Digital Backplane Input 8, Backup CPU Failed (Normally open): fails closed	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The signal of backup CPU Failed. It is normally open, i.e., the backup CPU is normal. This is an input from the MFV controller. 2. This failure indicates that the backup CPU failed. It does not affect system operation because the main CPU is controlling the system normally. This is a latent failure with the main CPU. 3. The PDU and the plant computer show the failure status of the backup CPU.
Digital Backplane Input 8, Backup CPU Failed: fails open	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This failure indicates that the backup CPU is normal. This failure alone does not affect system operation. 2. There is no indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 9, Time Sync: No failure mode	2.4×10^{-9}	No	No	Continued Operation	No Failure	No	1. An external clock synchronization signal causes the time to reset to a pre-determined value defined in the setpoints. The input "Time Sync" is associated with this signal. Seemingly, this input is not used in the control of the DFWCS, so if it fails it does not have a detrimental effect on the system.
Digital Backplane Input 10, Neutron Flux #1 Bypass (Normally closed): fails close	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	1. Neutron Flux #1 Bypass. This normally is closed, i.e., the flux signal is not bypassed. It is an input from the keyswitch. 2. This failure indicates that the Neutron Flux #1 signal is not bypassed. If the external keyswitch is "normal", it does not affect the operation. 3. If the position of the keyswitch is "bypass," the main CPU still will use the Neutron Flux #1 signal, resulting in possible incorrect control by the DFWCS. Plant information states that neutron flux signals are used only in calculating BFV demand, so this would not be a system failure. 4. There is no indication of this failure.
Digital Backplane Input 10, Neutron Flux #1 Bypass: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	1. This failure indicates that the flux #1 is bypassed even if the external keyswitch is "normal". It does not affect system operation. Plant information suggests even if only one of the two neutron flux signals is valid, control will continue. 2. There is no indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 11, Neutron Flux #2 Bypass (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. Neutron Flux #2 Bypass is normally closed, i.e., the flux signal is not bypassed. It is an input from the keyswitch. 2. This failure indicates that the Neutron Flux #2 signal is not bypassed. If the external keyswitch is "normal", it does not affect the operation of the system. 3. If the position of the keyswitch is "bypass," the main CPU still will use the Neutron Flux #2 signal, resulting in possible incorrect control by the DFWCS. Plant information indicates that neutron flux signals are used only to calculate BFV demand, so this would not be a system failure. 4. There is no indication of this failure.
Digital Backplane Input 11, Neutron Flux #2 Bypass: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This failure indicates that the Neutron Flux #2 signal is bypassed, even if the external keyswitch is "normal". It does not affect system operation. Plant information suggests that provided even only one of the two neutron flux signals is valid, control will continue. 2. There is no indication of this failure.
Digital Backplane Input 12, Positioner Selected (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	No	<ul style="list-style-type: none"> 1. Positioner Selected. This is normally closed, i.e., positioner A is selected. It is an input from the positioner. 2. This failure indicates that positioner A is selected as the active positioner. The main CPU and the system continue normal operation with this latent failure. 3. This digital signal is not used in the software of the CPUs, therefore, this failure mode is excluded from the model. 4. There is no indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 12, Positioner Selected: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	No	<ul style="list-style-type: none"> 1. This failure indicates that positioner B is the active one. The main CPU and the system continue normal operation with this latent failure. 2. This digital signal is not used in the software of the CPUs, therefore, this failure mode is excluded from the model. 3. There is no direct indication of this failure. The PDU shows the active positioner.
Digital Backplane Channel 13, No Failures in Other Microprocessor (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. No Failures in Other Microprocessor. It is normally closed, i.e., the other CPU module is not failed. For the main CPU, it is an input from the backup CPU. 2. This failure indicates that the other CPU is healthy. The main CPU and the system continue normal operation with the latent failure. 3. There is no indication of this failure.
Digital Backplane Input 13, No Failures in Other Microprocessor: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This failure indicates that the other CPU is failed. The main CPU and the system continue normal operation with the latent failure. 2. There is no indication of this failure.
Digital Backplane Input 14, No Deviation in Other Microprocessor (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. No Deviations in Other Microprocessor. It is normally closed, i.e., there is no deviation in the other CPU. It is an input from the backup CPU. The application software does not take action upon failures of this signal. 2. This failure indicates that the backup CPU is functioning properly. The main CPU and the system continue normal operation with the latent failure. 3. There is no indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 14, No Deviation in Other Microprocessor: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This failure indicates that the other CPU has a deviation. It does not affect system operation. 2. There is no indication of this failure.
Digital Backplane Input 15, Both Level Signals Valid in Other Microprocessor (Normally open): fails closed	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. Both level signals are valid in the other CPU. It is normally open, i.e., both signals are valid. The application software does not take action upon failures of this signal 2. This failure indicates that at least one of the two level signals in the backup CPU is invalid. Since the main CPU is normal and can validate the level signals, the main CPU and the system continue normal operation with the latent failure. 3. There is no indication of this failure.
Digital Backplane Input 15, Both Level Signals Valid in Other Microprocessor: fails open	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This failure indicates that both level signals in the backup CPU are valid. It does not affect main CPU control or system operation. 2. There is no indication of this failure.

Table A-1 FMEA at level of components of DFWCS modules – main CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Main CPU	DFWCS		
Digital Backplane Input 16, Both Steam Flow and Both FW Flow Signals Valid in Other Microprocessor (Normally open): fails open	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. This input is "Both Steam Flow and Both FW Flow Signals Valid," and is assumed to be normally open, indicating that all these signals of the backup CPU are valid.</p> <p>2. The failure mode triggers a signal to the main CPU indicating that both steam flow and both FW flow signals received by the backup CPU are valid, even if any of them are invalid. This failure mode will not affect main CPU operation.</p> <p>3. One report on the system states that this channel is not used. In contrast, this study found that this channel is connected to the other CPU.</p>
Digital Backplane Input 16, Both Steam Flow and Both FW Flow Signals Valid in Other Microprocessor (Normally open) fails closed	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. This input is "Both Steam Flow and Both FW Flow Signals Valid," and is assumed to be normally open, indicating that all these signals of the backup CPU are valid.</p> <p>2. The failure mode triggers a signal to the main CPU indicating that at least one of the steam flow and FW flow signals received by the backup CPU is invalid, even if they are all valid. This failure mode will not affect main CPU operation.</p> <p>3. One report on the system states that this channel is not used. In contrast, this study found that this channel is connected to the other CPU.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU.

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Common Cause Failures							
Software CCF	5.0×10^{-10}	May not be detectable	May not be detectable	Undetectable Failure	Failure	No	1. Software CCF is modeled in a single event using a β -factor CCF model with $\beta = 0.05$. 2. Modeling and quantification of software failure is beyond the scope of this project. The failure rate is selected only for the purpose of exercising the reliability model.
Hardware CCF	7.3×10^{-7}	No	No	Undetectable Failure	Failure	No	1. Hardware CCF is modeled in a single event using a β -factor CCF model with $\beta = 0.05$. 2. CCF of the CPUs includes the failure of power supplies.
Software							
The software on the backup CPU seems to be normally running but sends erroneous output	5.0×10^{-9}	No	No	Undetectable Failure	No failure	Yes	1. Failure rate of the application software is the rate of occurrence of an error-forcing context (EFC) that triggers a software fault. 2. Modeling and quantification of software failure is beyond the scope of this project. The failure rate is selected only for the purpose of exercising the reliability model.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Software halt (CPU stops updating output)	5.0×10^{-9}	No	Yes	WDT Detectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. When the watchdog timer (WDT) no longer receives a toggling signal from the backup CPU, the M/A controllers will consider it to be failed. 2. Modeling and quantification of software failure is beyond the scope of this project. The failure rate is selected only for the purpose of exercising the reliability model.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Microprocessor of the Backup CPU Module									
The microprocessor seems to be normally running but sends erroneous output (60% of total failure rate)	2.0×10^{-8}	No	No	Undetectable Failure	No failure	Yes	<p>1. The data on microprocessor failures is taken from Chapter 6. The failure rate is 3.3×10^{-8} per hour.</p> <p>2. The failure-mode distribution used is from [RAC 1997b]. It shows that failures of "wrong data word" of a 16-bit microprocessor account for 60% of the total failures and stuck outputs account for 40%. Although the Intel 80586 is a 32-bit processor, this failure mode distribution is considered to be applicable.</p> <p>3. Other data on failure mode distribution [Meeldijk 1996] for generic digital components shows that stuck high or low failures account for 80% of the total failures (this may correspond to microprocessor failure to update outputs) and loss of logic (this may correspond to seemingly normal operation of the microprocessor) accounts for 20%. However, this data is not used because the failure mode distribution from [RAC 1997b] appears to be more specific for microprocessors.</p>		
The microprocessor stops updating output (40% of the total failure rate)	1.3×10^{-8}	No	Yes	WDT Detectable Failure	No failure	Yes	<p>1. When WDT no longer receives a toggling signal from the backup CPU, the M/A controllers will consider it to be failed.</p>		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Industry Standard Architecture (ISA) Bus									
Loss of ISA bus	5.2×10^{-7}	No	Yes	WDT Detectable Failure	No failure	Yes	<p>1. The failure rate of the bus is the sum of the failure rates of the major components of the bus, i.e., the line/bus driver (4.6×10^{-7} per hour) and the receiver (6.2×10^{-68} per hour), as shown in Chapter 6.</p> <p>2. The backup CPU input and output rely on the ISA bus; therefore, this failure results in failure of the backup CPU. Although both the application software and the WDT can potentially detect the loss of the ISA bus, it is assumed that this failure is only detected by the WDT, since even if the application software detects the loss of the ISA bus, the loss of both CPU input and output means the application software may be unable to send out an alarm or signal.</p>		
RAM (Random Access Memory)									
Loss of RAM	3.3×10^{-7}	No	Yes	WDT Detectable Failure	No failure	Yes	<p>1. The failure rate (3.3×10^{-7} per hour) is taken from Chapter 6.</p> <p>2. Application software has to be loaded into RAM to run it; thus, this software cannot run upon a loss of RAM. It is assumed that the WDT can detect the loss of RAM because the software of the backup CPU will no longer run and send out a toggling signal.</p>		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
ROM (Read Only Memory)							
Loss of BIOS	4.0×10^{-08}	No	No	Undetectable Failure	No failure	Yes	<p>1. The BIOS input/output subroutines are stored in ROM. The failure rate (4.0×10^{-08} per hour), is taken from Chapter 6, for a generic ROM.</p> <p>2. The input and output operations of the backup CPU rely on BIOS routines. However, whether a loss of BIOS will cause a complete loss (or partial loss) of inputs to and outputs from the application software and CPU is unknown. This failure is conservatively assumed to be undetectable.</p>
Flash Disk							
Loss of Flash Disk	3.1×10^{-09}	No	No	Undetectable Failure	No failure	No	<p>1. The flash disk actually is the flash memory, for which PRISM does not have data. Therefore, generic RAM failure data is used, i.e., 3.1×10^{-09} per hour.</p> <p>2. The flash disk stores the application software. The failure effects of a loss of the disk may range from no impact (if the disk is not used during operation) to severe (if the software is unable to run properly). The failure is conservatively assumed to be undetectable.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Serial Port									
Loss of Serial Port	1.6×10^{-9}	No	No	Continued Operation	No failure	No	<p>1. The failure data (1.6×10^{-9} per hour) is from PRISM for a serial communication controller, the major component of the serial communication port.</p> <p>2. The serial port is used for communication between the backup CPU and the PDU. Very likely, the serial port is an RS-232 implementation. The CPUs send data to the PDU for display; the setpoint can be changed at the PDU and then sent to the CPU via the serial communication. Setpoint changes can be made only with the three M/A controllers in manual mode. Therefore, a loss of the serial port will not affect backup CPU operation.</p>		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Inputs									
Analog Backplane A: Channel 4, Steam Generator (S/G) 12 Feedwater Temperature: Input current fails high or low (2% and 44% of the total failure rate, respectively):	1.1×10^{-9}	Yes	No	Continued Operation	No failure	No	<p>1. The failure rate is 2.4×10^{-9} per hour from PRISM raw data for Integrated Circuit (IC), Linear, Transmitter/Receiver, a major component of a current loop. An analog input is carried by a current loop, which is a linear device, and the failure mode distribution in [Meeldijk 1996] is adopted. Input current fails low includes failures of fail-to-zero. The same failure data will be used for other current input signals.</p> <p>2. The backup CPU will detect an invalid signal (i.e., an out-of-range [OOR] condition). Since this signal is used only during low-power operation, its failure does not affect backup CPU operation.</p> <p>3. The backup CPU sends a deviation alarm to the plant computer.</p>		
Analog Backplane A: Channel 4, S/G 12 Feedwater Temperature: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation	No failure	No	1. Since this signal is used only during low-power operation, its failure does not affect backup CPU operation.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane A: Channel 5, S/G 11 Feedwater Temperature: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation	No failure	No	1. Since this signal is used only during low-power operation, its failure does not affect backup CPU operation. 2. The backup CPU will send a deviation alarm to the plant computer.
Analog Backplane A Channel 5, S/G 11 Feedwater Temperature: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation	No failure	No	1. Since this signal is used only during low-power operation, its failure does not affect the operation of the backup CPU.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Backplane A Channel 6, FW Pump A Bias: Input voltage fails high or low (50% each of the total failure rate)	3.7×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. The voltage regulator is considered a major component of the voltage input module. The PRISM database gives a failure rate of 3.7×10^{-9} per hour for a voltage regulator. The failure mode distribution is assumed to be 50% for each failure mode (i.e., fails high and fails low).</p> <p>2. The software of the backup CPU will detect this failure mode, and will calculate the pump demand with the failed bias signal anyway, according to the application software. The backup CPU will also notify the main CPU of the existence of a deviation and failure in the backup CPU.</p> <p>3. The backup CPU will send a deviation alarm to the plant computer.</p>		
Analog Backplane A: Channel 7, S/G 12 MFV Tracking: Input current fails high (2% of the total failure rate)	4.9×10^{-11}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. The higher of the two MFV tracking signals from S/G 12 and S/G 11 is used to calculate the FWP speed demand. In the high-power mode, this will cause a controllable disturbance, according to the plant information.</p> <p>2. There is no direct indication of the failure.</p>		
Analog Backplane A: Channel 7, S/G 12 MFV Tracking: Input current fails low (44% of the total failure rate)	1.1×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. The higher of the two MFV tracking signals from S/G 12 and S/G 11 is used to calculate FWP demand. Therefore, this low signal will not be employed in calculating the FWP demand.</p> <p>2. There is no direct indication of the failure.</p>		

A-62

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Backplane A: Channel 7, S/G 12 MFV Tracking: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. It is anticipated that the signal may drift within range, or eventually out of range and be detected by the application software. The higher of the two MFV tracking signals from S/G 12 and S/G 11 (i.e., the drifted signal) is used to calculate the FWP speed demand, which will cause a controllable disturbance, according to the plant information.</p> <p>2. There is no direct indication of this failure.</p>		
Analog Backplane A: Channel 8, FWP A Tracking: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. The backup CPU software will detect a deviation between the signal calculated by the backup CPU and the signal from the controller when it exceeds a deviation setpoint. Then this CPU will be considered failed by the three M/A controllers. If the deviation is not large enough, control is not affected. Here, it is assumed conservatively that the deviation is large upon the occurrence of this failure mode of this channel.</p> <p>2. There is no direct indication of this failure.</p>		
Analog Backplane A: Channel 8, FWP A Tracking: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. It is assumed that the deviation caused by the drifted signal will be large, and eventually will be detected by the software of the backup CPU; at which point the backup CPU is assumed to be failed by its software.</p> <p>2. There is no direct indication of this failure.</p>		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Backplane A: Channels 9-12 are spares	N/A	N/A	N/A	N/A	N/A	N/A	1. These channels are spares; hence, no failure modes are considered.		
Analog Backplane A Channel 13, MFRV LVDT #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	<p>1. If the deviation between two LVDT inputs exceeds the MFV_DEVIATION setpoint, the Diagnostic Transfer mode will transfer to Lockout mode. If this setpoint is not exceeded but instead, the MFV_DEADBAND setpoint is exceeded by the Demand-LVDT deviation, where the LVDT is the average of the two LVDT signals, the Demand-LVDT deviation will accumulate over subsequent cycles. Should this accumulation of Demand-LVDT deviation exceed the MFV_ACCUMULATION setpoint, the Diagnostic Transfer mode will be enabled. Then, the opposite positioner will be put in service and the control mode shifted to LOCKOUT. The main CPU continues to operate normally.</p> <p>2. A large MFV deviation alarm will be activated on the PDU, and the associated CPU deviation-annunciator will be activated, if the deviation between two LVDT signals exceeds the MFV-DEVIATION setpoint.</p>		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane A Channel 13, MFRV LVDT #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation with Latent Failure	No Failure	Yes	1. It is assumed that the signal eventually will drift out of range and fail high or low. Therefore, it has the same failure effects as fails high or fails low.
Analog Backplane A: Channel 14, MFRV LVDT #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode is similar to Channel 13, MFRV LVDT #2: Input current fails high or low. See the description of this failure mode, above.
Analog Backplane A: Channel 14, MFRV LVDT #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode is similar to Channel 13, MFRV LVDT #2: Drifted input current. See the description of this failure mode, above.
Analog Backplane A: Channel 15, MFRV Differential Pressure #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	No	No	Continued Operation	No failure	No	1. This signal is related to the gooseneck purge. It is assumed that neither the software nor the WDT can detect this failure, but that it does not affect backup CPU operation. 2. The PDU will display the incorrect gooseneck flow and accumulated volume.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane A: Channel 15, MFRV Differential Pressure #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	No	No	Continued Operation	No failure	No	1. It is assumed that the signal eventually will drift out of range and fail high or low, but that this failure does not affect backup CPU operation.
Analog Backplane A: Channel 16, MFRV Differential Pressure #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	No	No	Continued Operation	No failure	No	1. This signal is related to the gooseneck purge. It is assumed that neither the software nor the WDT can detect this failure, but that it does not affect backup CPU operation. 2. The PDU will display the incorrect gooseneck flow and accumulated volume.
Analog Backplane A: Channel 16, MFRV Differential Pressure #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	No	No	Continued Operation	No failure	No	1. It is assumed that the signal eventually will drift out of range and fail high or low, but that this failure does not affect backup CPU operation.
Analog Backplane B: Channels 1-5 are reserved or spares	N/A	N/A	N/A	N/A	N/A	N/A	1. Since these channels are reserved or spares, no failure modes are considered.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane B: Channel 6, S/G 11 Level #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode, upon which the S/G 11 Level #2 input will be used.
Analog Backplane B Channel 6, S/G 11 Level #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. Since an alarm status for the deviation will be actuated in the plant computer, the operators may take action before the deviation becomes large. Nevertheless, it is assumed that the signal will drift out of range and fail high or low. The application software then will detect the failure, upon which the S/G 11 Level #2 input will be used.
Analog Backplane B Channel 7, S/G 11 Level #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode, whereupon the S/G 11 Level #1 input will be used.
Analog Backplane B Channel 7, S/G 11 Level #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. Since an alarm status for the deviation will be actuated in the plant computer, the operators may take action before the deviation becomes large. Nevertheless, it is assumed that the signal will drift out of range and fail high or low. The application software then will detect the failure, whereupon the S/G 11 Level #1 input will be used.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane B: Channel 8, S/G 11 FW Flow #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode, and then the S/G 11 FW Flow #2 input will be used.
Analog Backplane B: Channel 8, S/G 11 FW Flow #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. Since an alarm status for the deviation will be actuated in the plant computer, the operators may take action before the deviation becomes large. Nevertheless, it is assumed that the signal will drift out of range and fail high or low. The application software then will detect the failure and then the S/G 11 FW Flow #2 input will be used.
Analog Backplane B: Channel 9, S/G 11 FW Flow #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode, and use the S/G 11 FW Flow #1 input signal for control.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane B: Channel 9, S/G 11 FW Flow #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. Before the deviation becomes large, the operators may act in response to an alarm status actuated in the plant computer for a deviation. However, it is assumed that the signal will drift out of range and fail high or low. The application software then will detect the failure, and use the S/G 11 FW Flow #1 input signal for control.
Analog Backplane B: Channel 10, S/G 11 Main Steam Flow #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode and then use the "S/G 11 Main Steam Flow #2" input.
Analog Backplane B: Channel 10, S/G 11 Main Steam Flow #1: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The drifting signal is assumed eventually to become high or low. The operators may take actions before the deviation becomes large in response to the actuation of an alarm status in the plant computer for a deviation. However, it is assumed that the signal will drift out of range and fail high or low. The application software then will detect the failure, and use the "S/G 11 Main Steam Flow #2" input.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Backplane B: Channel 11, S/G 11 Main Steam Flow #2: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode and then use the "S/G 11 Main Steam Flow #1" input.		
Analog Backplane B: Channel 11, S/G 11 Main Steam Flow #2: Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. An alarm status will be actuated in the plant computer before the deviation becomes large, and the operators may respond accordingly. Nevertheless, it is assumed that the signal will drift out of range and fail high or low. Then, the application software will detect the failure and use the "S/G 11 Main Steam Flow #1" input.		
Analog Backplane B: Channel 12, Neutron Flux #1: Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode will be detected by the software. Failure of a single neutron signal does not affect backup CPU operation. 2. A deviation alarm will be sent to the plant computer.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane B: Channel 12, Neutron Flux #1; Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. The drifting signal is assumed eventually to fail out of range high or low, and so the software will detect this failure. The failure of a single neutron signal does not affect backup CPU operation. 2. The plant computer will receive a deviation alarm.
Analog Backplane B: Channel 13, Neutron Flux #2; Input current fails high or low (2% and 44% of the total failure rate, respectively)	1.1×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode will be detected by the software. The failure of a single neutron signal does not affect the operation of the backup CPU. 2. A deviation alarm will be sent to the plant computer.
Analog Backplane B: Channel 13, Neutron Flux #2; Drifted input current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. The drifting signal is assumed eventually to fail out of range high or low, whereupon the software will detect this failure. Failure of a single neutron signal does not affect backup CPU operation. 2. A deviation alarm will be sent to the plant computer.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane B: Channel 14, S/G 11 Level Setpoint: Input current fails high, low, or drift (2%, 44%, and 52% of the total failure rate, respectively)	2.4×10^{-9}	Yes	No	Continued Operation	No failure	No	<p>1. This failure mode will be detected by the application software, inside which a deviation between this signal and the setpoint will occur. If it is larger than a pre-set value, LEV_SPT, an internal level setpoint will be used. Otherwise, the software of the backup CPU will continue to execute normally. Hence, this failure mode does not significantly affect backup CPU operation.</p> <p>2. A deviation alarm will be sent to the plant computer.</p>
Analog Backplane B: Channel 15, S/G 11 MFRV Tracking: Input current fails high, low, or drift (2%, 44%, and 52% of the total failure rate, respectively)	2.4×10^{-9}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. Since this signal is used for tracking, there is no effect of this failure mode on the operation of the backup CPU. The combination of this failure mode with other failure modes may entail a significant effect.</p> <p>2. There is no alarm.</p>
Analog Backplane B: Channel 16, S/G 11 MFV Tracking: Input current fails high, low, or drift (2%, 44%, and 52% of the total failure rate, respectively)	2.4×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. It is assumed that this failure mode causes a large deviation between the MFRV demand from the backup CPU output and that from the MFV controller. This deviation will cause the backup CPU's software to fail the backup CPU after some delay.</p> <p>2. The PDU will display a deviation alarm and the failed condition of the backup CPU.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Multiplexer (MUX)									
Loss of all signals (input signals)	8.8×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. Failure rate of 8.8×10^{-9} per hour for a loss of MUX is from [Aeroflex 2005]. 2. Loss of a signal means that the input signal becomes zero. Deviation logic of the backup CPU application software will capture the loss of input signals because all analog input signals use the same MUX. 		
Analog Backplane A: Channel 4, S/G 11 Feedwater Temperature #2: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. The failure rate of 1.1×10^{-7} per hour for a loss of one signal is from [Aeroflex 2005]. The same data are used for other signals. 2. The signal is used only during low-power operation; hence, the backup CPUs operation is unaffected. 3. The backup CPU software will detect this failure mode. 4. The backup CPU will send a deviation alarm to the plant computer. 		
Analog Backplane A: Channel 5, S/G 11 Feedwater Temperature #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. The signal is used only during low-power operation, so the operation of the backup CPU is not affected. 2. The software of the backup CPU will detect this failure mode. 3. A deviation alarm will be sent to the plant computer from the backup CPU. 		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Backplane A: Channel 6, S/G 11 FWP A Bias: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. The backup CPU software will detect this failure mode, and then will calculate the pump demand with the failed bias signal anyway, according to the application software. The backup CPU will also notify the main CPU of the existence of a deviation and failure in the backup CPU. 2. A deviation alarm will be sent to the plant computer from the backup CPU. 		
Analog Backplane A: Channel 7, S/G 12 MFV Tracking: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	<ul style="list-style-type: none"> 1. The higher of the two MFV tracking signals from S/G 11 and S/G 12 is used to calculate the FWP speed demand. 2. There is no direct indication of the failure. 		
Analog Backplane A: Channel 8, S/G 12 FWP A Tracking: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. The backup CPU software will detect a deviation between the signal calculated by the backup CPU and the signal from the controller when it exceeds a deviation setpoint; at which point, the CPU will be considered failed by the three M/A controllers. If the deviation is not large enough, control remains unaffected. Here, it is conservatively assumed that the deviation is large upon the occurrence of this failure mode of this channel. 2. There is no direct indication of failure. 		
Analog Backplane A: Channels 9-12 are spares	N/A	N/A	N/A	N/A	N/A	N/A	1. These channels are spares and are not considered.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane A: Channel 13, MFRV LVDT #2: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. If the deviation between two LVDT inputs exceeds the MFV_DEVIATION setpoint, the Diagnostic Transfer mode will transfer to Lockout mode. If the MFV_DEVIATION setpoint is not exceeded but the MFV_DEADBAND setpoint is exceeded by the Demand-LVDT deviation, where the LVDT is the average of the two LVDT signals, the Demand-LVDT deviation will accumulate over subsequent cycles. Should this accumulation rise above the MFV_ACCUMULATION setpoint and the Diagnostic Transfer mode is ENABLED, the opposite positioner will be brought into service and the control mode shifted to LOCKOUT. The backup CPU continues in its tracking mode.</p> <p>2. A large MFV deviation alarm will be activated on the PDU; the associated CPU deviation annunciator also will be activated if the deviation between two LVDT signals exceeds the MFV_DEVIATION setpoint.</p>
Analog Backplane A: Channel 14, MFRV LVDT #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. See the comments for Channel 13, MFRV LVDT #2: Loss of one of the signals.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane A: Channel 15, MFRV Differential Pressure #2: Loss of one of the signals	1.1×10^{-7}	No	No	Continued Operation	No failure	No	1. This signal is related to the gooseneck purge. It is assumed that this failure is not detectable by the software nor the WDT, but that it does not affect backup CPU operation. 2. The PDU will display the incorrect gooseneck flow and accumulated volume.
Analog Backplane A: Channel 16, MFRV Differential Pressure #1: Loss of one of the signals	1.1×10^{-7}	No	No	Continued Operation	No failure	No	1. This signal is related to the gooseneck purge. It is assumed that this failure is not detectable by the software nor the WDT, but that it does not affect backup CPU operation. 2. The PDU will display the incorrect gooseneck flow and accumulated volume.
Analog Backplane B: Channels 1-5 are reserved or spares	N/A	N/A	N/A	N/A	N/A	N/A	1. These channels are reserved or spares; no failure modes are considered.
Analog Backplane B: Channel 6, S/G 11 Level #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode and use the S/G 11 Level #2 input.
Analog Backplane B: Channel 7, S/G 11 Level #2 Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode and use the S/G 11 Level #1 input.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane B: Channel 8, S/G 11 FW Flow #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode and use the S/G 11 FW Flow #2 input.
Analog Backplane B: Channel 9, S/G 11 FW Flow #2: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode and use The S/G 11 FW Flow #1 input.
Analog Backplane B: Channel 10, S/G 11 Main Steam Flow #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode and use the S/G 11 Main Steam Flow #2 input.
Analog Backplane B: Channel 11, S/G 11 Main Steam Flow #2: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The software will detect this failure mode and use the S/G 11 Main Steam Flow #1 input.
Analog Backplane B: Channel 12, Neutron Flux #1: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode will be detected by the software. The failure of a single neutron signal does not affect backup CPU operation. 2. A deviation alarm will be sent to the plant computer.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Backplane B: Channel 13, Neutron Flux #2: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. The software will detect this failure mode. The failure of a single neutron signal does not affect the operation of the backup CPU. 2. A deviation alarm will be sent to the plant computer.		
Analog Backplane B: Channel 14, S/G 11 Level Setpoint: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation	N/A	N/A	1. The application software will detect this failure mode. A deviation will exist between this signal and the setpoint inside the software. If it is larger than a pre-set value, LEV_SPT, an internal level setpoint will be used. Otherwise, the software of the backup CPU will keep executing normally. Hence, this failure mode does not significantly affect backup CPU operation. 2. A deviation alarm will be sent to the plant computer.		
Analog Backplane B: Channel 15, S/G 11 BFRV Tracking: Loss of one of the signals	1.1×10^{-7}	Yes	No	Continued Operation with Latent Failure	No failure	Yes	1. Since this signal is used for tracking, there is no effect of this failure mode on the operation of the backup CPU, even though the software detects it. 2. There is no alarm.		
Analog Backplane B: Channel 16, S/G 11 MFRV Tracking: Loss of one of the signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. It is assumed that this failure mode causes a large deviation between the MFRV demand from the backup CPU output and that from the MFV controller. This deviation will cause the backup CPU to be failed by its software after some delay. 2. The PDU will display a deviation alarm and the failed condition of the backup CPU.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
A/D Converter									
All 16 bits stuck at zeros or ones (48% of the total failure rate)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. The total failure rate (2.4×10^{-9} per hour) of a 16-bit A/D or D/A converter was obtained from PRISM. 2. The failure mode distribution is adapted from [Meeldijk 1996], as described in Chapter 6. 3. Since all analog inputs share the A/D converter, its loss will result in the loss of all analog inputs. Due to the deviation logic for certain input signals (e.g., main steam flow), the application software will detect this failure mode. 		
Random bit failure (52% of the total failure rate)	1.3×10^{-9}	No	No	Undetectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. Although the application software might detect some random failures, they are conservatively assumed to be undetectable. 		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
D/A Converter									
Output fails high (2% of the total failure rate)	4.9×10^{-11}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. PRISM gives a total failure rate of 2.4×10^{-9} per hour for a 16-bit A/D or D/A converter.</p> <p>2. The failure mode distribution is adapted from [Meeldijk 1996], as described in Chapter 6.</p> <p>3. It is assumed that the deviation between the MFV demand from the backup CPU and that from the MFV controller is larger than the setpoint, so the backup CPU software will detect this failure mode. Since the backup CPU is only tracking in this situation, there will be no effect on the system.</p>		
Output fails low (44% of total failure rate)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. It is assumed that the deviation between the MFV demand from the backup CPU and that from the MFV controller is larger than the setpoint, so the backup CPU software will detect this failure mode. Since the backup CPU is only tracking in this situation, there will be no effect on the system.</p>		
Drifted output (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. It is assumed that the deviation between the MFV demand from the backup CPU and that from the MFV controller is larger than the setpoint, so the backup CPU software will detect this failure mode.</p>		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Demultiplexer (DEMUX)									
Loss of all output signals	8.8×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. A DEMUX is considered to be similar to a MUX and the failure data for MUX from [Aeroflex 2005] is used (also, refer to MUX, above).</p> <p>2. The backup CPU has three analog outputs: the demands to the MFV, BFV, and FWP controllers.</p> <p>3. The deviation between the MFV demand from the backup CPU and that from the MFV controller is assumed to be larger than the setpoint; hence, the backup CPU software will detect this failure mode.</p>		
Analog Backplane A: Channel 1, Feed Pump Demand: Loss of one of the output signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. The deviation between the pump demand from the backup CPU and that from the FWP controller is assumed to be larger than the setpoint, so the backup CPU software will detect this failure mode.</p> <p>2. The backup CPU deviation (between its demand output and the FWP tracking signal) will be sent to the plant computer.</p>		
Analog Backplane A: Channel 2, Bypass Valve Demand: Loss of one of the output signals	1.1×10^{-7}	No	No	Continued Operation	No failure	No	<p>1. The BFV demand signal is normally zero in the high-power mode. Hence, the operation of the backup CPU is unaffected by this failure mode.</p> <p>2. There is no direct indication of this failure.</p>		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Backplane A: Channel 3, Main Valve Demand: Loss of one of the output signals	1.1×10^{-7}	Yes	No	Application Software Detectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. The deviation between the main valve demand from the backup CPU and that from the MFV controller is assumed to be larger than the setpoint, so the backup CPU software will detect this failure mode. 2. The backup CPU will send a deviation message to the plant computer. 		
Analog Outputs									
Analog Backplane A: Channel 1, Feed Pump Demand: Output current fails high (2% of the total failure rate)	4.9×10^{-11}	Yes	No	Application Software Detectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. This analog output is a current loop. The total failure rate of an IC, Linear, Transmitter/receiver, a major component of a current loop, is 2.4×10^{-9} per hour according to PRISM. A current loop is a linear device and the failure mode distribution is shown in [Meeldijk 1996]. 2. The backup CPU will be failed by its own software due to the large deviation between the CPU demand and the FWP tracking signal. 3. There is no direct indication of this failure. The backup CPU deviation (between its demand output and the FWP tracking signal) will be sent to the plant computer. 		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane A: Channel 1, Feed Pump Demand: Output current fails low (44% of the total failure rate)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The backup CPU will be failed by its own software due to the large deviation between the CPU demand and the FWP tracking signal. 2. There is no direct indication of this failure. The backup CPU deviation (between its demand output and FWP tracking signal) will be sent to the plant computer.
Analog Backplane A: Channel 1, Feed Pump Demand: Drifted output current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. It is assumed that the signal eventually will drift out of range and will fail high or low. The backup CPU will then be failed by its own software because of the large deviation between the CPU demand and the FWP tracking signal. 2. There is no direct indication of this failure. The backup CPU deviation (between its demand output and FWP tracking signal) will be sent to the plant computer.
Analog Backplane A: Channel 2, Bypass Valve Demand: Output current fails high (2% of the total failure rate)	4.9×10^{-11}	No	No	Continued Operation	No failure	No	1. In the high-power mode, the CPU deviation logic for the BFV demand signal is inhibited. However, if the BFV demand increases, the MFV demand will decrease to compensate. Therefore, no significant impact on the backup CPU is expected. 2. There is no direct indication of this failure.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane A: Channel 2, Bypass Valve Demand: Output current fails low (44% of the total failure rate)	1.1×10^{-9}	No	No	Continued Operation	No failure	Yes	1. The BFV demand signal is normally zero in the high-power mode. Hence, there is no effect on backup CPU operation from this failure mode. 2. There is no direct indication of this failure.
Analog Backplane A: Channel 2, Bypass Valve Demand: Drifted output current (52% of the total failure rate)	1.3×10^{-9}	No	No	Continued Operation	No failure	No	1. It is assumed that the signal eventually will drift out of range and will fail high or low. However, no significant impact on the backup CPU is anticipated because the system is expected to compensate for the actuation of the BFRV. 2. There is no direct indication of this failure.
Analog Backplane A: Channel 3, Main Valve Demand: Output current fails high (2% of the total failure rate)	4.9×10^{-11}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The deviation between the main valve demand from the backup CPU and that from the MFV controller is assumed to be larger than the setpoint, so the backup CPU software will detect this failure mode. 2. The backup CPU will activate a deviation message.
Analog Backplane A Channel 3, Main Valve Demand: Output current fails low (44% of the total failure rate)	1.1×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. The deviation between the main valve demand from the backup CPU and that from the MFV controller is assumed to be larger than the setpoint, so the backup CPU software will detect this failure mode. 2. The backup CPU will activate a deviation message.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Analog Backplane A Channel 3, Main Valve Demand: Drifted output current (52% of the total failure rate)	1.3×10^{-9}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. It is assumed that the signal eventually will drift out of range and will fail high or low. Then, due to the large deviation between the backup CPU demand and the MFV tracking signal, the backup CPU will be failed by its software.</p> <p>2. There is no direct indication of this failure. The backup CPU deviation (between its demand output and MFV tracking signal) will be sent to the plant computer.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Analog Address Logic									
Loss of analog address logic	7.0×10^{-08}	No	No	Continued Operation with Latent Failure	No failure	Yes	<ul style="list-style-type: none"> 1. An analog address logic is a digital device, also called a decoder. Failure data (7.0×10^{-08} per hour, as shown in Chapter 6) was obtained by applying a hierarchical Bayesian method to the raw data from PRISM for a decoder. 2. An analog address logic is a digital device and the failure mode distribution is from [Meeldijk 1996]: 40% stuck high, 40% stuck low, and 20% loss of logic. These failure modes are not studied individually because all of them will cause the loss of the function of the address logic and fail the DFWCS. 3. Although the application software might detect some address logic failures, these failures are conservatively assumed to be undetectable. 		
Buffer									
Loss of output buffer	3.9×10^{-07}	No	Yes	WDT Detectable Failure	No failure	Yes	<ul style="list-style-type: none"> 1. All digital input and output require buffers. 2. Since the digital outputs from the backup CPU are lost, the WDT for the backup CPU will detect this failure. 3. The failure rate is from Chapter 6. 		
Loss of input buffer	3.9×10^{-07}	No	No	Continued Operation with Latent Failure	No failure	Yes	<ul style="list-style-type: none"> 1. This failure mode conservatively is assumed to cause all digital inputs to be unavailable to the backup CPU, and to be undetected. The backup CPU will continue in tracking mode with this latent failure. 		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Digital Address Logic									
Loss of digital address logic	7.0×10^{-08}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. Failure rate and failure mode distribution are the same as for the analog address logic.</p> <p>2. Although the application software might detect some address logic failures, conservatively it is assumed that they are not detectable.</p>		
Digital Outputs									
Digital Backplane Output 1, Output to WDT (toggling signal): Failure to operate of the solid-state switch (fails as is)	1.6×10^{-09}	No	Yes	WDT Detectable Failure	No failure	Yes	<p>1. The main component of the digital output module is a solid-state switch. PRISM gives the failure rate of a digital switch as 2.43×10^{-09} per hour. The failure mode distribution is from [RAC 1997b]: 66.7% for failure to operate, and 33.3% for false operation.</p> <p>2. If the failure mode of this signal is false operation (i.e., fails to opposite state), the WDT considers the signal normal since it is a toggling signal.</p> <p>3. There is no direct indication of this failure. Indirect indications are the annunciation of backup CPU failure in the PDU and the plant computer.</p>		
Digital Backplane Output 2 is unusable	N/A	N/A	N/A	N/A	N/A	N/A	1. This output is unusable; hence, no failure mode is considered.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Output 3, Power Failure or Microprocessor Not Controlling (Normally not energized): Failure to operate of the solid-state switch (fails as is)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. Power Failure or Microprocessor Not Controlling signal (normally not energized) failing as is indicates that the backup CPU is operating properly. Therefore, this failure does not affect backup CPU operation. 2. There is no direct indication or detection of this failure.
Digital Backplane Output 3, Power Failure or Microprocessor Not Controlling: False operation of the solid-state switch (fails to opposite state)	8.1×10^{-10}	Yes	No	Application Software Detectable Failure	No failure	Yes	1. False operation of this switch (i.e., failure to the opposite state) will indicate backup CPU power failure. The backup CPU will not be considered healthy by the main CPU. 2. There is no direct indication or detection of this failure. There should be indirect indication from the PDU and the plant computer.
Digital Backplane Output 4 is unusable	N/A	N/A	N/A	N/A	N/A	N/A	1. Since this output is unusable, no failure mode is considered.
Digital Backplane Output 5, High Power Indication (Normally closed): Failure to operate of the solid-state switch (fails closed)	1.6×10^{-9}	No	No	Continued Operation	No failure	No	1. High-power indication is normally closed denoting the high-power mode. 2. This failure does not affect backup CPU operation. However, it might affect operator behavior since the backup CPU will indicate that the DFWCS is in high-power mode, when it actually is in low-power mode. 3. There is no direct indication of this failure.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Output 5, High Power Indication: False operation of the solid-state switch (fails open)	8.1×10^{-10}	No	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. There is no direct indication of this failure. 2. This failure does not affect backup CPU operation. However, it might affect operator behavior since the backup CPU will indicate that the DFWCS is in low-power mode, when it actually is in high-power mode.
Digital Backplane Output 6, Transfer Indication (Normally open): False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. Transfer indication is normally open indicating there is no mode transfer. 2. This failure causes an annunciation that the system is transferring between power modes. 3. This failure does not affect the backup CPU. However, it might affect operator behavior, since it entails an annunciation from the backup CPU that a power-mode transfer is occurring when, in fact, no such transfer is occurring.
Digital Backplane Output 6, Transfer Indication: Failure to operate of the solid-state switch (fails open)	1.6×10^{-09}	No	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. There is no direct indication of this failure. It causes an annunciation that there is no power-mode transfer even if one is occurring. 2. This failure does not affect the backup CPU. It might affect operator behavior when a power-mode transfer is occurring, because there will be no annunciation from the backup CPU that the transfer is occurring.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Output 7, Low Power Indication (Normally open): False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. Low-power indication. It is normally open (the system is not operating in low-power mode). This failure causes an annunciation that the system is operating in low-power mode. 2. This failure does not affect the backup CPU. There is no direct indication of this failure. Nevertheless, it might affect operator behavior when the system is operating in high-power mode, because there will be annunciation from the backup CPU that the system is operating in low-power mode.
Digital Backplane Output 7, Low Power Indication: Failure to operate of the solid-state switch (fails open)	1.6×10^{-09}	No	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. There is no direct indication of this failure. 2. This failure does not affect the backup CPU. However, operator behavior might be affected when the system is operating in low-power mode, because there will be no annunciation from the backup CPU that the system is in this mode.
Digital Backplane Output 8, Bypass Override Indication (Normally open): False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. The Bypass Override (BPO) indication is normally open (not in BPO mode). This failure mode causes an annunciation that the system is in a BPO mode. 2. There is no direct indication of this failure. 3. This failure does not affect the backup CPU, but might affect operator behavior, because there will be annunciation from the backup CPU that the system is in BPO mode, though it actually is not.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Output 8, Bypass Override Indication: Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation	No failure	No	1. There is no direct indication of this failure. 2. This failure does not affect the backup CPU. It might, however, affect operator behavior when the system is put into BPO mode, since there will be no annunciation from the backup CPU that the system is in this mode.
Digital Backplane Output 9, Deviation Alarm (Normally open): False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No failure	No	1. This output is normally open, i.e., there is no deviation between redundant signals such as S/G level. If this output is closed then a deviation in the plant computer is announced. Hence, this failure causes annunciation that there is a deviation (though in reality there is none). 2. There is no direct indication. However, the plant computer will indicate that the backup CPU detected a deviation.
Digital Backplane Output 9, Deviation Alarm: Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation	No failure	No	1. This failure causes a lack of annunciation of a deviation in the plant computer, even if there is one. 2. There is no direct indication.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Output 10, Transfer Inhibit (Normally open): Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. Transfer Inhibit is normally open, i.e., there is no indication from the backup CPU to the plant computer that control-mode transfer is inhibited. 2. This failure entails the lack of indication from the backup CPU to the plant computer that transfer is inhibited when it actually is inhibited. 3. There is no direct indication of this failure mode. 4. Transfer is not considered in this study.
Digital Backplane Output 10, Transfer Inhibit: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation	No failure	No	<ul style="list-style-type: none"> 1. This failure causes annunciation from the backup CPU to the plant computer that the control mode transfer is inhibited, even though it may not be. 2. There is no direct indication. However, the plant computer will indicate that control-mode transfer is inhibited.
Digital Backplane Output 11 is a spare output	N/A	N/A	N/A	N/A	N/A	N/A	<ul style="list-style-type: none"> 1. Since this output is a spare output, no failure mode is considered.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Output 12, Positioner Selected (Normally closed): Failure to operate of the solid-state switch (fails closed)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	No	<p>1. The signal Positioner Selected is an output to positioners, and it is normally closed. It is assumed that when the output contact is closed, positioner A is selected.</p> <p>2. After this failure, the signal from the backup CPU will be that the active positioner is A.</p> <p>3. If the accumulated deviation between the demand from the backup CPU and the position of the MFRV exceeds a setpoint value, the backup CPU will try to select the opposite positioner (B). However, the signal from the backup CPU that the active positioner is A will remain unchanged.</p> <p>4. This digital signal is not used in the software of the CPUs, therefore, this failure mode is excluded from the model.</p>
Digital Backplane Output 12, Positioner Selected: False operation of the solid-state switch (fails open)	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	No	<p>1. After this failure, the signal from the backup CPU will be that the active positioner is B. This failure mode will not affect backup CPU operation.</p> <p>2. This digital signal is not used in the software of the CPUs, Therefore, this failure mode is excluded from the model.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Output 13, No Failures in Microprocessor (Normally open): Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This output is "No Failures in Microprocessor," and it is assumed to be normally open, indicating that the backup CPU is not failed.</p> <p>2. The failure mode causes a signal to the other CPU indicating that the backup CPU is in a normal state, even if it is failed. This failure mode will not affect the operation of the backup CPU.</p>
Digital Backplane Output 13, No Failures in Microprocessor: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. The failure mode triggers a signal to the main CPU indicating that the backup CPU is in a failed state, even if it is normal. This failure mode will not affect backup CPU operation.</p>
Digital Backplane Output 14, No Deviation (Normally open): Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This output is "No deviations (in the backup CPU)," and it is assumed to be normally open, indicating that the backup CPU has no deviations.</p> <p>2. The failure mode causes a signal to be sent to the other CPU indicating that the backup CPU has no deviations, even if it has. This failure mode will not affect the operation of the backup CPU.</p>
Digital Backplane Output 14, No Deviation: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. The failure mode causes a signal to go to the other CPU indicating that the backup CPU has deviations, even if it has none. This failure mode will not affect backup CPU operation.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Output 15, Both Level Signal Valid (Normally open): Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This output is "Both S/G Level Signal Valid," and is assumed to be normally open, indicating the validity of both S/G level signals received by the backup CPU.</p> <p>2. The failure mode elicits a signal to the other CPU indicating that both S/G level signals received by the backup CPU are valid, even if one or both signals are invalid. This failure mode will not affect the operation of the backup CPU.</p>
Digital Backplane Output 15, Both Level Signal Valid: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. The failure mode causes a signal to the other CPU indicating the invalidity of at least one of the SG level signals received by the backup CPU, even if both signals are valid. This failure mode will not affect the operation of the backup CPU.</p>
Digital Backplane Output 16, Both Steam Flow and Both FW Flow Signals Valid: Failure to operate of the solid-state switch (fails open)	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This output is "Both Steam Flow and Both FW Flow Signals Valid," and is assumed to be normally open, indicating that all these signals received by the backup CPU are valid.</p> <p>2. The failure mode triggers a signal to the main CPU indicating that both steam flow and both FW flow signals received by the backup CPU are valid, even if any of them are invalid. This failure mode will not affect backup CPU operation.</p> <p>3. One report on the system states that this channel is not used. In contrast, this study found that this channel is connected to the other CPU.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Digital Backplane Output 16, Both Steam Flow and Both FW Flow Signals Valid: False operation of the solid-state switch (fails closed)	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. The failure mode elicits a signal to the other CPU indicating that at least one of the Steam and FW flow signals received by the backup CPU is invalid, even if all signals are valid. This failure mode will not affect the operation of the backup CPU.		
Digital Inputs									
Digital Backplane Input 1, A/M Status BFV (Normally closed): fails closed	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. The major component of a digital input is a solid-state switch [Eurotherm 2000]. Therefore, the failure rate is 2.4×10^{-09} per hour, and the failure mode distribution is 66.7% for fail to operate, and 33.3% for false operation (the same as for a digital output). 2. This input, "A/M Status BFV," is normally closed, indicating that the BFV controller is in auto status. It is an input from the BFV controller. 3. This failure mode causes the backup CPU to receive a signal indicating that the BFV controller is in automatic mode, even if it is in manual mode. This failure mode will not affect backup CPU operation.		
Digital Backplane Input 1, A/M Status BFV: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode causes the backup CPU to receive a signal indicating that the BFV controller is in manual mode, even if it is in automatic mode. This failure mode will not affect the operation of the backup CPU.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Input 2, A/M Status MFV (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This input, "A/M Status MFV," is normally closed, indicating that the MFV controller is in auto status. It is an input from this controller.</p> <p>2. This failure mode causes the backup CPU to receive a signal indicating that the MFV controller is in automatic mode, even if it is in manual mode. This failure mode will not affect backup CPU operation.</p>
Digital Backplane Input 2, A/M Status MFV: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This failure mode causes the backup CPU to receive a signal indicating that the MFV controller is in manual mode, even if it is in automatic mode. This failure mode will not affect the operation of the backup CPU.</p>
Digital Backplane Input 3, A/M Status FWP (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This input, "A/M Status FWP," is normally closed, indicating that the FWP controller is in auto status. It is an input from this controller.</p> <p>2. This failure mode causes the backup CPU to receive a signal indicating that the FWP controller is in automatic mode, even if this controller is in manual mode. This failure mode will not affect the operation of the backup CPU.</p>
Digital Backplane Input 3, A/M Status FWP: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This failure mode causes the backup CPU to receive a signal indicating that the FWP controller is in manual mode, even if it is in automatic mode. The operation of the backup CPU is unaffected by this failure.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Input 4, Reactor Trip (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	No	1. This input, "Reactor Trip," is normally closed, indicating that there is no reactor trip. It is an input from the post-reactor-trip position relay. 2. Backup CPU operation is unaffected by this failure mode. The backup CPU would not detect a reactor trip.
Digital Backplane Input 4, Reactor Trip: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode causes the backup CPU to receive a signal indicating that there is a reactor trip. This failure mode will not affect backup CPU operation.
Digital Backplane Input 5, Main/Backup CPU Identification (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation	No failure	No	1. This input "Main/Backup CPU Identification," is normally closed, indicating that the backup CPU is the backup to the main CPU. The identification of the CPUs as main and backup apparently is pre-selected at system start-up. 2. This failure mode causes the backup CPU to receive a signal indicating that it is the backup CPU. This failure mode will not affect the operation of the backup CPU.
Digital Backplane Input 5, Main/Backup CPU Identification: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	1. This failure mode causes the backup CPU to receive a signal indicating that it is the main CPU. The simulation result shows that both CPUs are controlling, but DFWCS operation continues because the device controllers still use the demands from the main CPU.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT	Backup CPU	DFWCS				
Digital Backplane Input 6, Turbine Trip (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation	No failure	No	1. This input "Turbine Trip," is normally closed, indicating that there is no turbine trip. It is an input from the turbine relay. 2. This failure mode will not affect the operation of the backup CPU, but it would not be able to detect a turbine trip.		
Digital Backplane Input 6, Turbine Trip: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode causes the backup CPU to receive a signal indicating that there is a turbine trip. It will not affect backup CPU operation.		
Digital Backplane Input 7, Main CPU Failed (Normally open): fails closed	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No Failure	Yes	1. This input, "Main CPU Failed," is from the MFV controller and is normally open, indicating that the main CPU is not failed. 2. This failure mode causes the backup CPU to receive a signal indicating that the main CPU failed, even if it is not failed. The simulation result shows that both CPUs are controlling, but DFWCS operation continues because the device controllers still use the demands from the main CPU.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Input 7, Main CPU Failed: fails open	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This failure mode causes the backup CPU to receive a signal indicating that the main CPU is operating properly, even if it is failed. This failure mode will not affect the operation of the backup CPU.</p> <p>2. If, in addition to this failure, the main CPU fails, the MFV controller can detect the true status of the main CPU, and will send the status to the backup CPU. A failover will occur, and the backup CPU will take over.</p>
Digital Backplane Input 8, Backup CPU Failed (Normally open): fails closed	8.1×10^{-10}	Yes	No	Application Software Detectable Failure	No failure	Yes	<p>1. This input, "Backup CPU Failed," is from the MFV controller and is normally open, indicating that the backup CPU is not failed.</p> <p>2. This failure mode causes the backup CPU to receive a signal indicating that the backup CPU is failed, even if this is not the case. The backup CPU software detects this (false) failure, and fails itself.</p> <p>3. If, in addition to this failure, the backup CPU actually fails, DFWCS operation is still not affected because the main CPU is controlling.</p> <p>4. If, in addition to this failure, the main CPU failed, both CPUs will be considered failed and automatic control would be lost.</p>

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Digital Backplane Input 8, Backup CPU Failed: fails open	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode causes the backup CPU to receive a signal indicating that the backup CPU is normal. This failure mode causes a latent failure of the backup CPU.		
Digital Backplane Input 9, Time Sync: no failure mode	2.4×10^{-9}	No	No	Continued Operation	No failure	No	1. An external clock synchronization signal causes the time to reset to a pre-determined value defined in the setpoints. The input "Time Sync" is associated with this signal. This input apparently is not used in the control of the DFWCS, so if it fails, there is no detrimental effect on the system.		
Digital Backplane Input 10, Neutron Flux #1 Bypass (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This input, "Neutron Flux #1 Bypass," is from a keyswitch, and is normally closed, i.e., the flux signal is not bypassed. 2. Failure of a single neutron signal does not affect backup CPU operation.		
Digital Backplane Input 10, Neutron Flux #1 Bypass: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. Failure of a single neutron signal does not affect operation of the backup CPU.		
Digital Backplane Input 11, Neutron Flux #2 Bypass (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This input, "Neutron Flux #2 Bypass," is from a keyswitch, and is normally closed, i.e., the flux signal is not bypassed. 2. Failure of a single neutron signal does not affect operation of the backup CPU.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Input 11, Neutron Flux #2 Bypass: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. Failure of a single neutron signal does not affect backup CPU operation.
Digital Backplane Input 12, Positioner Selected (Normally closed): fails closed	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No failure	No	1. This input, "Positioner Selected," is from the MFRV positioner, and is normally closed, i.e., positioner A is selected. 2. This failure mode provides input to the backup CPU that positioner A is selected as the active positioner. The backup CPU continues to operate with this latent failure. 3. This digital signal is not used in the software of the CPUs, therefore, this failure mode is excluded from the model.
Digital Backplane Input 12, Positioner Selected: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	No	1. This failure mode provides input to the backup CPU that positioner B is selected as the active positioner. The backup CPU continues operation with this latent failure. 2. This digital signal is not used in the software of the CPUs, therefore, this failure mode is excluded from the model.
Digital Backplane Input 13, No Failures in Other Microprocessor (Normally closed): fails closed	1.6×10^{-09}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This input, "No Failures in Other Microprocessor," is from the main CPU, and is normally closed, i.e., the main CPU is not failed. 2. This failure mode provides input to the backup CPU that the main CPU is functioning, even if it is failed. The backup CPU continues to operate with this latent failure.

A-102

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Input 13, No Failures in Other Microprocessor: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode sends input to the backup CPU that the main CPU is failed, even if this is not the case. The simulation result shows that the backup CPU does not takeover and the main CPU is still the controlling CPU.
Digital Backplane Input 14, No Deviation in Other Microprocessor (Normally closed): fails closed	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This input, "No Deviations in Other Microprocessor," is from the main CPU, and is assumed to be normally closed, i.e., there is no deviation in the main CPU. 2. This failure mode provides input to the backup CPU that the main CPU has no deviation, even if it has. The backup CPU continues its operation with this latent failure.
Digital Backplane Input 14, No Deviation in Other Microprocessor: fails open	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode sends input to the backup CPU that the main CPU has a deviation, even if it does not. Backup CPU operation continues with this latent failure.
Digital Backplane Input 15, Both Level Signals Valid in Other Microprocessor (Normally open): fails closed	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This input, "Both Level Signals Valid in Other Microprocessor," is from the main CPU, and is assumed to be normally open, i.e., both S/G level signals are valid in the main CPU. 2. This failure indicates that at least one of the two level signals in the main CPU is invalid. The operation of the backup CPU continues with this latent failure.

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments		
		Application Software	WDT						
				Backup CPU	DFWCS				
Digital Backplane Input 15, Both Level Signals Valid in Other Microprocessor: fails open	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This failure mode provides input to the backup CPU that both S/G level signals are valid in the main CPU, even if least one of them is invalid. The backup CPU continues operation with this latent failure.		
Digital Backplane Input 16, Both Steam Flow and Both FW Flow Signals Valid in Other Microprocessor (Normally open): fails open	1.6×10^{-9}	No	No	Continued Operation with Latent Failure	No failure	Yes	1. This input is "Both Steam Flow and Both FW Flow Signals Valid," and is assumed to be normally open, indicating that all these signals of the main CPU are valid. 2. The failure mode triggers a signal to the backup CPU indicating that both steam flow and both FW flow signals received by the main CPU are valid, even if any of them are invalid. This failure mode will not affect backup CPU operation. 3. One report on the system states that this channel is not used. In contrast, this study found that this channel is connected to the other CPU.		

Table A-2 FMEA at level of components of DFWCS modules – backup CPU (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by		Failure Effects on the		Needs to be Simulated?	Comments
		Application Software	WDT	Backup CPU	DFWCS		
Digital Backplane Input 16, Both Steam Flow and Both FW Flow Signals Valid in Other Microprocessor (Normally open): fails closed	8.1×10^{-10}	No	No	Continued Operation with Latent Failure	No failure	Yes	<p>1. This input is "Both Steam Flow and Both FW Flow Signals Valid," and is assumed to be normally open, indicating that all these signals of the main CPU are valid.</p> <p>2. The failure mode triggers a signal to the backup CPU indicating that at least one of the steam flow and FW flow signals received by the main CPU are invalid, even if they are all valid. This failure mode will not affect backup CPU operation.</p> <p>3. One report on the system states that this channel is not used. In contrast, this study found that this channel is connected to the other CPU.</p>

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Common Cause Failures						
Software CCF	5.0×10^{-10}	No	Failed	Failure	No	1. Operator may not be able to take remedial actions.
Hardware CCF	1.4×10^{-07}	No	Failed	Failure	No	1. Operator may not be able to take remedial actions.
Software						
The software on the MFV controller seems to be normally running but sends erroneous output	5.0×10^{-09}	No	Failed	Failure	No	1. Modeling and quantification of software failure is beyond the scope of this project. The failure rate is selected only for the purpose of exercising the reliability model.
Software halt (processor stops updating output)	5.0×10^{-09}	Yes	Failed	Failure	No	1. When the WDT no longer receives a toggling signal, it will cause a flashing display.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Microprocessor of the MFV Controller						
The MFV microprocessor seems to be normally running but sends erroneous output (60% of total failure rate)	2.0×10^{-08}	No	Failed	Failure	No	<p>1. The microprocessor failure data are taken from Chapter 6. The failure rate is 3.3×10^{-08} per hour.</p> <p>2. The failure mode distribution used is from [RAC 1997b]. It shows that a failure of "wrong data word" of a 16-bit microprocessor accounts for 60% of the total failures and stuck outputs account for 40%. Although the Intel 80586 is a 32-bit processor, this failure mode distribution is considered to be applicable.</p> <p>3. Another set of failure-mode distribution data from [Meeldijk 1996] states that stuck high or low accounts for 80% of the failure (this may correspond to the microprocessor stops updating outputs), and loss of logic (this may correspond to seemingly normal operation of the microprocessor) accounts for 20%. However, this data is not used because the failure mode distribution from [RAC 1997b] seems more specific for microprocessors.</p>
The microprocessor stops updating output (40% of the total failure rate)	1.3×10^{-08}	Yes	Failed	Failure	No	<p>1. When the WDT no longer receives a toggling signal, it will cause a flashing display.</p>

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Application Specific Integrated Circuit (ASIC)						
Loss of PWR_ON Signal	See data for a loss of power supply	Flashing display	Failed	Failure	No	1. Watchdog time-out due to loss of reset signal from PWR_ON will halt the processor. Then, the control task stops updating outputs and the display task stops updating display memory. All the contact outputs will be at "Open" state. Analog outputs will go to zero mA. 2. This is accounted for in the loss of power supply.
Failure of the DISP-controller or the DISP-memory is visible in the display.	Not needed	Loss of display	Continued normal operation	No Failure	No	1. This isolated failure does not affect MFV controller operation, and is excluded from the model.
A fault in the 8051's interface to the display or the 1K dual-ported display memory which causes no writes to display memory	Not needed	Loss of display	Continued normal operation	No Failure	No	1. This isolated failure does not affect MFV controller operation, and is excluded from the model.
Clock reference failure	5.2×10^{-7}	No	Failed	Failure	No	1. All functions of the ASIC will stop. The core block (8051 processor) will fail to execute software. Both the watchdog timer and display will freeze. Analog outputs will drift because the watchdog timer has not expired. 2. Failure data (4.3×10^{-10} per hour) is from PRISM for IC, Digital, Clock Generator.
Loss of Internal bus (assumed for the controller)	5.2×10^{-7}	No	Failed	Failure	No	1. The failure rate of the bus is the sum of failure rates for line/bus driver (4.6×10^{-7} per hour) and receiver (6.2×10^{-8} per hour), given in Chapter 6. They are considered major components of the bus. 2. MFV controller input and output rely on the internal bus; hence, the loss of the bus precludes processing.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Loss of RAM	3.3×10^{-7}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. The failure rate (3.3×10^{-7} per hour) comes from Chapter 6. 2. Application software has to be loaded into RAM to run it. Thus, the application software cannot run upon the loss of RAM.
Loss of BIOS	4.0×10^{-8}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. The BIOS input/output subroutines are stored in ROM. The failure rate (4.0×10^{-8} per hour), is taken from Chapter 6, for a generic ROM. 2. The input and output operations of the controller rely on BIOS routines. However, it is unknown whether a loss of BIOS will cause a complete loss (or partial loss) of inputs to and outputs from the application software and controller. This failure is conservatively assumed to be undetectable.
Programmable Array Logic (PAL) Error	1.6×10^{-9}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. Loss of the PAL may cause loss of some functions performed by the application software stored in RAM. This failure is conservatively assumed to fail the RAM and thus the controller. 2. Failure data (1.6×10^{-9} per hour) is from PRISM for IC, Digital, Array, PAL.
Loss of RS-485 Jabber	1.6×10^{-9}	A DFWCS trouble alarm will be actuated.	Continued normal operation	No Failure	No	<ul style="list-style-type: none"> 1. The PRISM failure data (1.6×10^{-9} per hour) is for a serial communication controller, the major component of a serial communication port. 2. 53MC5000 does not use the communication network to transmit control related information. The failure effects could be loss of warning messages of date and time.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Analog Inputs (Current Loop)						
ANIO (S/G level) Fail high or low (2% and 44% of the total failure rate)	1.1×10^{-9}	No	Continued normal operation	No Failure	No	1. This signal is for display only. This failure can affect operator ability to control the MFRV manually. 2. The total failure rate is 2.4×10^{-9} per hour from PRISM raw data for IC, Linear, Transmitter/receiver, a major component of a current loop. The current loop is a linear device and its failure mode distribution in [Meeldijk 1996] is adopted. Input current fails low includes failures of fail-to-zero. The same data will be used for other current input signals.
ANIO (S/G level) Drifted input current (52% of the total failure rate)	1.3×10^{-9}	No	Continued normal operation	No Failure	No	1. This signal is for display only. This failure can affect operator ability to control the MFRV manually.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
ANI1 (Valve demand from the main CPU) Fails to 0.0 (44% of the total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. The MFV controller initially will forward the failed demand signal to the MFRV positioners, PDI controller, and the CPUs of the other S/G. The PDI controller then will detect the signal failure and automatically become the manual controller for the MFV using the old value in its circular buffer. The MFRV must be controlled manually from the PDI controller. 2. The failed signal will be sent to the CPUs of the other S/G, and probably will not affect calculation of the FWP speed because it selects the higher of the two FWP flow-demand signals. That is, the flow demand signal calculated by the CPU and the flow demand signal back-calculated from the MFV signal received from the other S/G. 3. The MFV controller will activate a deviation alarm when the main CPU demand signal differs from that of the backup CPU by more than a settable, predetermined setpoint after a settable, predetermined delay. 4. Microlink will relay the deviation status to the BFV controller that, in turn, will activate an alarm to the plant computer. The PDI controller will display an "MFV Fail" message.
ANI1 (Valve demand from the main CPU) Drifts low (26% of the total failure rate)	6.5×10^{-10}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. Same as above. 2. The drift failure mode is split into two modes, drift high and drift low. Conservatively, it is assumed that the PDI controller would detect the rate of change and take over.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
ANI1 (Valve demand from the main CPU) Fails high (2% of the total failure rate)	4.9×10^{-11}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. The controller initially will forward the failed demand signal to the MFRV positioner, PDI controller, and the CPUs of the other S/G. The failure will be detected by the main CPU deviation logic that compares the failed signal with that calculated by the main CPU. A failover will take place.</p> <p>2. The failed signal will be sent to the CPUs of the other S/G, and will affect the FWP speed calculation because it selects the higher of the two FWP flow demand signals, i.e., that calculated by the CPUs and that back-calculated from the MFV signal received from the other S/G.</p> <p>3. The MFV controller will activate a deviation alarm when the main CPU demand signal differs from that of the backup CPU by greater than a settable, predetermined setpoint after a settable, predetermined delay.</p> <p>4. Microlink will send the deviation status to the BFV controller that, in turn, will activate an alarm to the plant computer. The PDI controller will display an "MFV Fail" message.</p>
ANI1 (Valve demand from the main CPU) Drifts High (26% of the total failure rate)	6.5×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. Same as above.</p> <p>2. The drift failure mode is split into two modes, drift high and drift low.</p>

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
ANI2 (Valve demand from the backup CPU) Fails Low (72% if the total failure rate)	1.7×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The MFV controller will continue to forward the signal from the main CPU to the MFV controller output, with no expected effect on system operation. The backup CPU will continue operating in the tracking mode. 2. A deviation message is activated, after a settable, predetermined delay. The message will be sent to the BFV controller through Microlink, and the BFV controller will activate a System Trouble alarm at the plant computer.
ANI2 (Valve demand from the backup CPU) Fails High (28% of the total failure rate)	7.0×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The MFV controller will continue to forward the signal from the main CPU to the MFV controller output, without affecting system operation. The backup CPU will continue operating in the tracking mode. 2. A deviation message is activated, after a settable, predetermined time. The deviation message will be sent to the BFV controller via the Microlink, and the BFV controller will activate a System Trouble alarm at the plant computer.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Multiplexer (MUX)						
Loss of all signals (input signals)	8.8×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. Loss of a signal means that the input signal becomes zero. 2. The MFV controller initially will forward the failed demand signal to the MFRV positioner, PDI controller, and the CPUs of the other S/G. The PDI controller will then detect the signal failure and automatically assume manual control of the MFV using the old value in its circular buffer. The MFRV must be controlled manually from the PDI controller. 3. The failed signal will be sent to the CPUs of the other S/G, and probably will not affect the FWP speed calculation because it selects the higher of the two flow demand signals, i.e., the flow demand signal calculated by the CPUs, and the one back-calculated from the MFV signal received from the other S/G. 4. The failure rate of 8.8×10^{-9} per hour for a loss of multiplexer is from [Aeroflex 2005].
AN10 (S/G level) Loss of one of the signals	1.1×10^{-7}	No	Continued normal operation	No Failure	No	<ul style="list-style-type: none"> 1. This signal is for display only. Its failure can affect operator ability to manually control the MFRV. This failure mode was not modeled. 2. Failure rate of 1.1×10^{-7} per hour for a loss of one signal is from [Aeroflex 2005]; this failure rate is used for other signals.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
ANI1 (Valve demand from the main CPU) Loss of one of the signals	1.1×10^{-7}	No	Failed	Failure	Yes	<p>1. The MFV controller initially will forward the failed demand signal to the MFRV positioner, PDI controller, the CPUs of the other S/G, and the PDI controller. The latter then will detect the signal failure and automatically assume manual controller for the MFV using the old value in its circular buffer. The MFRV must be manually controlled from the PDI controller.</p> <p>2. The failed signal will be sent to the CPUs of the other S/G, but probably will not affect the FWP speed calculation because it chooses the higher of the two FWP flow demand signals, i.e., the flow-demand signal calculated by the CPU and that back-calculated from the MFV signal received from the other S/G.</p> <p>3. The MFV controller will activate a deviation alarm when the main CPU demand signal differs from the backup CPU demand signal by greater than a settable, predetermined setpoint after a settable, predetermined delay.</p> <p>4. The deviation status will be sent to the BFV controller via the Microlink. In turn, the controller will activate an alarm to the plant computer. The PDI controller will display an "MFV Fail" message.</p>
ANI2 (Valve demand from the backup CPU) Loss of one of the signals	1.1×10^{-7}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. The MFV controller will continue to forward the signal from the main CPU to its output. No effect is anticipated on system operation. The backup CPU will continue in the tracking mode.</p> <p>2. A deviation message is activated, after a settable, predetermined delay. The Microlink will send the message to the BFV controller, which, in turn, will activate a System Trouble alarm at the plant computer.</p>

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
A/D Converter						
All 16 bits stuck at zeros or ones (48% of the total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. Since all analog inputs share the A/D converter, its loss will entail the loss of all analog inputs. 2. The main CPU deviation logic will detect the failure associated with the MFV controller feedback, and the main CPU will failover. However, the backup CPU will fail for the same reason, and so the DFWCS is failed. 3. The failure rate (2.4×10^{-9} per hour) is from the PRISM raw data for a 16-bit A/D or D/A converter. 4. The failure-mode distribution is from [Meeldijk 1996]. Both A/D and D/A converters are linear ICs. The failure mode distribution of a linear IC is 50% degraded/improper output, 41% no output, 3% short circuit, 2% open circuit, and 2% drift.
Random bit failure (52% of the total failure rate)	1.3×10^{-9}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. Although the processor may detect some random failures, they conservatively are assumed to be undetectable.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
D/A Converter						
Output fails high (2% of the total failure rate)	4.9×10^{-11}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. Since all analog outputs share the D/A converter, its loss will result in a loss of all outputs. 2. The main CPU will detect this failure via feedback from the MFV controller. However, the failure cannot be overcome by failover to the backup CPU. The failed SG level setpoint signal may be detected by the main CPU deviation logic and the default setpoint will be used. 3. The failure rate (2.4×10^{-9} per hour) is from PRISM. 4. Failure mode distribution is from [Meeldijk 1996] (see Comment 4 of A/D converter).
Output fails low (44% of total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. An output fails low is assumed to include fail-to-zero. 2. If the MFRV demand output fails to zero, the PDI controller will take over the MFV controller, which is a system failure because of the loss of the automatic control. A CPU failover is not expected to occur because the PDI controller takes over first. 3. The failed SG level setpoint signal may be detected by the associated deviation logic of the main CPU and the default setpoint will be used.
Drifting output (52% of the total failure rate)	1.3×10^{-9}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. Although the control algorithm can cope with some outputs drifted within a certain range, it is assumed that all outputs eventually will drift out of the range and cause the DFWCS to fail.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Demultiplexer (DEMUX)						
Loss of all output signals	8.8×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. The MFV controller has two analog outputs: the demands to the MFRV and the SG level setpoint. 2. Loss of a signal means that it falls to zero. The PDI controller will take over the MFV controller for this failure mode. Therefore, it is considered an undetected failure, and the system fails. 3. DEMUX is considered to be similar to MUX; the failure data also are from [Aeroflex 2005] (refer to MUX above).
Analog Output to MFRV Positioners Loss of one of the output signals	1.1×10^{-7}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. The demand signal to the MFRV positioner will fail to 0, and the valve will begin to shut. On detecting the failure, the PDI controller will automatically transfer to the MFV Fail mode. The PDI controller output then will rise to the pre-failure value of the MFV controller output and the MFRV will return to that position. The MFRV must be manually controlled from the PDI controller. 2. The failed signal initially will be sent to the CPUs of the other S/G, but probably will not affect the FWP speed calculation. 3. CPU failover is not expected to take place because the PDI controller would take over first.
Analog Output S/G Level Setpoint: Loss of one of the output signals	1.1×10^{-7}	No	Continued normal operation	No Failure	No	<ul style="list-style-type: none"> 1. The CPUs may detect a setpoint deviation if the deviation setpoint limit is exceeded, and revert to a built-in setpoint. Therefore, this failure mode can be excluded from the model. 2. A system deviation alarm at the plant computer will be activated on the detection of a setpoint deviation. The setpoint display at the BFV controller will be low.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Analog Outputs (Current Loop)						
Analog Output to MFRV Positioners: Output current fails high (2% of the total failure rate)	4.9×10^{-11}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. A separate current loop is assumed for each output. 2. The failure rate is 2.4×10^{-9} per hour from PRISM data for IC, Linear, Transmitter/receiver, a major component of a current loop. A current loop is a linear device and the failure mode distribution is shown in [Meeldijk 1996]. 3. The main CPU will detect the failure from the deviation between the CPU's calculated demand and the feedback signal from the MFV controller. A failover will occur, but the backup CPU will be unable to accommodate the effect of the failure and the system will fail.
Analog Output to MFRV Positioners: Output current fails low (44% of the total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. The demand signal to the MFRV positioner will fail to 0, and the valve will begin to shut. This will be detected by the PDI controller, which will automatically transfer to the MFV Fail mode. The PDI controller output will rise to the pre-failure value of the MFV controller output and the MFRV will return to that position. The MFRV must be manually controlled from the PDI controller. 2. The failed signal initially will be sent to the CPUs of the other S/G; it probably will not affect the FWP speed calculation. 3. A CPU failover is not anticipated because the PDI controller would take over first.
Analog Output to MFRV Positioners: Drifted output current (52% of the total failure rate)	1.3×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. It is assumed that the signal will drift out of range eventually and fail high or low. Therefore, this is considered to be an undetectable failure. 2. There is no direct indication of this failure.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Analog Output S/G Level Setpoint: Output current fails high (2% of the total failure rate)	4.9×10^{-11}	No	Continued normal operation	No Failure	No	1. The CPUs may detect a setpoint deviation if their respective limit is exceeded, and revert to a built-in setpoint. Therefore, this failure mode is excluded from the model. 2. A system deviation alarm at the plant computer will be activated if a setpoint deviation is detected.
Analog Output S/G Level Setpoint: Output current fails low (44% of the total failure rate)	1.1×10^{-09}	No	Continued normal operation	No Failure	No	1. The CPUs may detect a setpoint deviation if their respective limit is exceeded, and revert to a built-in setpoint. Therefore, this failure mode is excluded from the model. 2. A system deviation alarm at the plant computer will be activated if a setpoint deviation is detected.
Analog Output S/G Level Setpoint: Drifting output current (52% of the total failure rate)	1.3×10^{-09}	No	Continued normal operation	No Failure	No	1. The CPUs may detect a setpoint deviation if their respective limit is exceeded, and revert to a built-in setpoint. Therefore, this failure mode is excluded from the model. 2. A system deviation alarm at the plant computer will be activated if a setpoint deviation is detected.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Analog Address Logic						
Loss of analog address logic	7.0×10^{-8}	No	Failed	Failure	No	<p>1. The address logic also is called a decoder. Failure data (7.0×10^{-8} per hour) is from Chapter 6.</p> <p>2. An analog address logic is a digital device, and the failure mode distribution is from [Meeldijk 1996]: 40% stuck high, 40% stuck low, and 20% loss of logic.</p>
Buffer						
Loss of output buffer	3.9×10^{-7}	No	Failed	Failure	No	<p>1. All digital input and output require the buffer.</p> <p>2. The failure rate is from Chapter 6.</p>
Loss of input buffer	3.9×10^{-7}	No	Failed	Failure	No	<p>1. Conservatively, it is assumed that a loss of input buffer will entail the loss of all digital inputs and the MFV controller will fail without being detected.</p>
Digital Address Logic						
Loss of digital address logic	7.0×10^{-8}	No	Failed	Failure	No	<p>1. Failure data and failure mode distribution are the same as those for analog address logic.</p>

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Digital Outputs						
CC00 (A/M Status to the Main CPU) Fails Open	8.1×10^{-10}	No	Failed	Failure	Yes	<p>1. This signal normally is closed in auto mode.</p> <p>2. A manual signal will be sent to the main CPU, and the Transfer Inhibit Alarm window will be activated. Assuming the main CPU is in control, and the MFV controller is in auto, the former will track the latter's output. The output will be sent from the main CPU to the MFV controller. Thus, automatic control effectively is lost.</p> <p>3. The main component of the digital output module is a solid-state switch. The failure rate of a digital switch, from PRISM, is 2.43×10^{-09} per hour. The failure mode distribution, according to [RAC 1997b], is 66.7% for failure to operate, and 33.3% for false operation.</p>

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
CCO0 (A/M Status to the Main CPU) Fails Closed	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. This signal normally is closed when the MFV controller is in auto mode.</p> <p>2. The failed signal is sent to the main CPU; if it is in control, system operation is unaffected.</p> <p>3. If the operator switches the controller to manual, the main CPU will not recognize it, and continues sending its output to the MFV. Consequently, Transfer Inhibit will not be activated. As long as the operator properly takes control, DFWCS operation will continue until the deviation between the outputs of the MFV and the main CPU exceeds the setpoint, after which a failover occurs from the main CPU to the backup CPU. Should the operator fail to manually control the MFV, a loss of feedwater control may lead to a reactor trip. Possibly, a transfer might be initiated on failure. Upon a reactor trip, the MFRV will be ramped closed, and the post-trip positioning relay circuit will ensure the MFV demand signal falls to zero. The pre-existing failure of the CCO0 does not affect the response to a reactor trip.</p>
CCO1 (A/M Status to the backup CPU) Fails Open	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. This signal normally is closed in auto mode.</p> <p>2. Assuming the main CPU is in control and the controller is in auto, system operation will not be affected.</p> <p>3. The PDU of the backup CPU will display the Transfer Inhibit Alarm. It also will be sent to the plant computer.</p>

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
CCO1 (A/M Status to the backup CPU) Fails Closed	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal normally is closed when the MFV controller is in auto mode. 2. If the main CPU is in control, and the MFV controller is in auto, system operation is unaffected. 3. If the backup CPU is in control, and the operator changes the controller to manual, the backup CPU will be unable to detect this, and the Transfer Inhibit will not be actuated. The backup CPU continues sending its MFV demand to the controller until the deviation between the MFV demand calculated by the backup CPU and the MFV controller output exceeds the setpoint; thereupon, the backup CPU will fail and the MFV controller will transfer to manual. The deviation will actuate an alarm in the plant computer.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
CCO2 (Backup CPU Failed Status to CPUs) Fails Open	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally open, indicating the backup CPU is operating properly. 2. The failed signal will be sent to the main and backup CPUs. 3. If the main CPU is in control, and the MFV controller is in auto, system operation is not affected. 4. If the main CPU is not available, and the backup CPU is in control when failure occurs, the MFV controller should know the correct status of the backup CPU, and use the MFV demand from the backup CPU as the output. System operation will not be affected. 5. If, in addition, the backup CPU fails, the MFV controller should detect it and transfer to the manual mode. When the MFV controller detects failure of the backup CPU, it generates a local "Backup CPU Fail" message and sends the status through Microlink to the BFV controller which, in turn, will actuate an annunciator in the control room.
CCO2 (Backup CPU Failed Status to CPUs) Fails Closed	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally open, indicating the backup CPU is operating properly. 2. The failed signal will be sent to both CPUs. The MFV controller itself is aware of the correct status of the backup CPU. Provided that the main CPU is in control and the MFV controller is in auto, system operation will not be affected. The failed signal will make the main CPU consider that the backup CPU is failed. The backup CPU will indicate at its PDU that it has failed, but will not fail itself.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
CCO3 (Main CPU Failed Status to CPUs) Fails Open	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally open, indicating the main CPU is operating properly. 2. If the main CPU is in control, system operation is not affected. 3. If the main CPU failed while in control, the MFV controller should detect this, and a failover to the backup CPU will follow. The incorrect designation of the main CPU status may affect the backup CPU deviation logic. It was assumed that the failure mode is a local failure of the output circuitry, not of the controller itself.
CCO3 (Main CPU Failed Status to CPUs) Fails Closed	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally open, indicating the main CPU is operating properly. 2. The failed signal will be sent to both CPUs. The MFV controller itself is aware of the correct status of the main CPU. 3. If the main CPU is in control, and the controller is in auto, the main CPU will switch to tracking mode without failing itself. The backup CPU will think it is in control and send its calculated demand signals to the controllers. However, the controllers still consider the main CPU is in control, and send the signals from the main CPU as outputs. Consequently, automatic control is lost.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Digital Inputs						
CCI0 (Backup CPU Power Fail or in Test) Fails Open	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. The signal is normally closed, indicating the backup CPU is operating properly. 2. If the main CPU is in control and the MFV controller is in auto, system operation will not be affected. The failed signal makes the main CPU consider that the backup CPU is failed. The backup CPU will indicate at its PDU that it has failed, but will not fail itself. 3. The MFV controller will indicate that the backup CPU is failed, and Microlink will send the backup CPU status to the BFV controller, which will, in turn, activate an annunciator in the control room. 4. The major component of digital input is a solid-state switch [Eurotherm 2000]. Therefore, the failure rate is 2.4×10^{-9} per hour and the failure mode distribution is 66.7% fail to operate and 33.3% false operation (the same as for digital output).
CCI0 (Backup CPU Power Fail or in Test) Fails Closed	1.6×10^{-09}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal normally is closed, indicating the backup CPU is operating properly. 2. The MFV controller will be unable to determine the correct status of the backup CPU. System operation is not affected unless there are other failures.
CCI1 (Backup CPU Fail) Fails Open	1.6×10^{-09}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally open, indicating the backup CPU is operating properly. 2. The MFV controller will not be able to determine the correct status of the backup CPU. System operation is not affected unless other failures occur.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
CCI1 (Backup CPU Fail) Fails Closed	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally open, indicating that the backup CPU is operating properly. 2. The MFV controller will continue to block the demand signal output from the backup CPU. System operation will not be affected. The backup CPU status is sent to the CPUs and will fail the backup CPU and affect the main CPU deviation logic. 3. The MFV controller will indicate that the backup CPU is failed, and the backup CPU status will be sent through the Microlink to the BFV controller, which will activate an annunciator in the control room.
CCI2 (Main CPU Power Fail or in Test) Fails Open	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	Failure	Yes	<ul style="list-style-type: none"> 1. This signal normally is closed, indicating the main CPU is operating properly. 2. The failed signal will be sent to both CPUs. The MFV controller itself is aware of the correct status of the main CPU. If the main CPU is in control, and the controller is in auto, the main CPU will switch to tracking mode without failing itself. The backup CPU, assuming it is in control, will send its calculated demand signals to the controllers. However, the controllers still consider the main CPU is in control, and send the signals from the main CPU as outputs. Hence, automatic control is lost. 3. The BFV controller will actuate an alarm to the plant computer.
CCI2 (Main CPU Power Fail or in Test) Fails Closed	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally closed, indicating the main CPU is operating properly. 2. The MFV controller will not be able to determine the correct status of the main CPU. System operation is not affected unless other failures occur.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
CCI3 (Main CPU Fail) Fails Open	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally open, indicating the main CPU is operating properly. 2. The MFV controller will not be able to determine the status of the main CPU. System operation is not affected unless other failures occur.
CCI3 (Main CPU Fail) Fails Closed	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	Failure	Yes	<ul style="list-style-type: none"> 1. This signal is normally open, indicating the main CPU is operating properly. 2. The failed signal will be sent to both CPUs. The MFV controller itself is aware of the correct status of the main CPU. If it is in control, and the controller is in auto, the main CPU will switch to tracking mode without failing itself. The backup CPU will think it is in control and send its calculated demand signals to the controllers. However, the controllers still consider the main CPU is in control, and send the signals from the main CPU as outputs. As a result, automatic control is lost. 3. The BFV controller will actuate an annunciator in the control room indicating the main CPU has failed.

Table A-3: FMEA at Level of Components of DFWCS Modules – MFV Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			MFV Controller	DFWCS		
Power Supply						
Loss of Power Supply	5.2×10^{-7}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. All analog outputs fail to 0. 2. All digital outputs fail to Open status. 3. The PDI controller automatically will switch to its MFV failure mode of operation, and its output will rise to the pre-failure output level of the MFV controller. The MFRV has to be controlled manually using the PDI controller. 4. The CPUs will use the built-in S/G level setpoint and track the PDI controller output. 5. The MFV controller will be off. The PDI controller will display an "MFV Fail" message. 6. This failure mode is the CCF of the controller power supplies. Individual FMEAs of AC and DC buses are shown in Table A-5.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Common Cause Failures						
Software CCF	5.0×10^{-10}	No	Failed	Failure	No	1. Operator may not be able to take remedial actions.
Hardware CCF	1.4×10^{-07}	No	Failed	Failure	No	1. Operator may not be able to take remedial actions.
Software						
The software on the FWP controller seems to be normally running but sends erroneous output	5.0×10^{-09}	No	Failed	Failure	No	1. Modeling and quantification of software failure is beyond the scope of this project. The failure rate is selected only for the purpose of exercising the reliability model.
Software halt (processor stops updating output)	5.0×10^{-09}	Yes	Failed	Failure	No	1. When the WDT no longer receives a toggling signal, it will cause a flashing display.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Microprocessor of the FWP Controller						
The FWP microprocessor seems to be normally running but sends erroneous output (60% of total failure rate)	2.0×10^{-08}	No	Failed	Y	No	<p>1. The microprocessor failure data are taken from Chapter 6. The failure rate is 3.3×10^{-08} per hour.</p> <p>2. The failure mode distribution used is from [RAC 1997b]. It shows that a failure of "wrong data word" of a 16-bit microprocessor accounts for 60% of the total failures and stuck outputs account for 40%. Although the Intel 80586 is a 32-bit processor, this failure mode distribution is considered to be applicable.</p> <p>3. Other failure mode distribution data from [Meeldijk 1996] shows that stuck high or low accounts for 80% of the failures (this may correspond to the microprocessor stops updating outputs), and loss of logic (this may correspond to seemingly normal operation of the microprocessor) accounts for 20%. However, this data is not used because the failure mode distribution in [RAC 1997b] appears more specific for microprocessors.</p>
The microprocessor stops updating output (40% of the total failure rate)	1.3×10^{-08}	Yes	Failed	Failure	No	<p>1. When the WDT no longer receives a toggling signal, it will cause a flashing display.</p>

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Application Specific Integrated Circuit (ASIC)						
Loss of PWR_ON Signal	See data for a loss of power supply	Flashing display	Failed	Failure	No	<p>1. Watchdog time-out due to loss of reset signal from PWR_ON will halt the processor. The control task stops updating outputs and the display task stops updating display memory. All contact outputs will be at "Open" state. Analog outputs will go to zero mA.</p> <p>2. This is accounted for in the loss of power supply.</p>
Failure of the DISP-controller or the DISP-memory is visible in the display.	Not needed	Loss of display	Continued normal operation	No Failure	No	<p>1. This isolated failure does not affect FWP controller operation, and is excluded from the model.</p>
A fault in the 8051's interface to the display or the 1K dual-ported display memory which causes no writes to display memory	Not needed	Loss of display	Continued normal operation	No Failure	No	<p>1. This isolated failure does not affect FWP controller operation, and is excluded from the model.</p>
Clock reference failure	4.3×10^{-10}	No	Failed	Failure	No	<p>1. All functions of the ASIC will stop. The core block (8051 processor) will fail to execute the software. Both the watchdog timer and display will freeze. Analog outputs will drift because the watchdog timer has not expired.</p> <p>2. Failure data (4.3×10^{-10} per hour) is from PRISM for IC, Digital, Clock Generator.</p>
Loss of Internal bus (assumed for the controller)	5.2×10^{-7}	No	Failed	Failure	No	<p>1. The failure rate of the bus is the sum of the failure rates for line/bus driver (4.6×10^{-7} per hour) and receiver (6.2×10^{-8} per hour) from Chapter 6. They are considered major components of the bus.</p> <p>2. The input and output of the FWP controller rely on the internal bus. Hence, its loss precludes processing.</p>

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Loss of RAM	3.3×10^{-7}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. The failure rate (3.3×10^{-7} per hour) is taken from Chapter 6. 2. The application software has to be loaded into RAM to run it. Thus, the software cannot run upon a loss of RAM.
Loss of BIOS	4.0×10^{-8}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. The BIOS input/output subroutines are stored in ROM. The failure rate (4.0×10^{-8} per hour), is taken from Chapter 6, for a generic ROM. 2. The input and output operations of the FWP controller rely on BIOS routines. However, it is unknown whether a loss of BIOS will cause a complete loss (or partial loss) of inputs to and outputs from the application software and controller. This failure is conservatively assumed to be undetectable.
Programmable Array Logic (PAL) Error	1.6×10^{-9}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. Loss of the PAL may cause loss of some functions of the application software stored in RAM. This failure is conservatively assumed to fail the RAM, and thus, the controller. 2. Failure data (1.6×10^{-9} per hour) is from PRISM for IC, Digital, Array, PAL.
Loss of RS-485 Jabber	1.6×10^{-9}	A DFWCS trouble alarm will be actuated.	Continued normal operation	No Failure	No	<ul style="list-style-type: none"> 1. The failure data (1.6×10^{-9} per hour) is from PRISM for a serial communication controller, the major component of a serial communication port. 2. 53MC5000 does not use the communication network to transmit control related information. The failure effects could be loss of warning messages of date and time.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Analog Inputs (Current Loop)						
ANI0 (Main CPU Speed Demand) fails (drifts) high or low (28% and 70% of the total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<p>1. The failed speed demand signal will be sent to the FWP speed controller that will detect the fail-to-low demand and maintain the FWP speed at pre-failure value. This is considered a system failure because of a loss of automatic control.</p> <p>2. It is not known whether the FWP speed controller can detect a fail-high demand. Conservatively, it is assumed that the FWP speed controller can do so.</p> <p>3. The total failure rate is 2.4×10^{-9} per hour from PRISM raw data of IC, Linear, Transmitter/receiver, a major component of a current loop. The current loop is a linear device and the failure mode distribution shown in [Meeldijk 1996] is adopted. Input current fails low includes failures of fail-to-zero. The same failure data will be used for other current input signals.</p>
ANI0 (Main CPU Speed Demand) Drifted input current (52% of the total failure rate)	1.3×10^{-9}	No	Failed	Failure	Yes	<p>1. It is assumed that the drifted input will eventually drift high or low and the failure effects are the same as fail high or fail low, as shown above.</p>
ANI3 (Backup CPU Speed Demand) fails high or low (2% and 44% of the total failure rate)	1.1×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. The FWP controller will continue sending the demand from the main CPU to the output of the FWP controller, and system operation is not affected.</p> <p>2. A deviation alarm at the FWP controller is activated when the main CPU demand signal differs from that of the backup CPU by greater than a settable, predetermined setpoint after a delay. The deviation alarm also is sent to the BFV controller via the Microlink, and in turn, the BFV controller sends it to the plant computer.</p>

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
ANI3 (Backup CPU Speed Demand) Drifted input current (52% of the total failure rate)	1.3×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	1. It is assumed that the drifted input will eventually drift high or low and the failure effects are the same as fail high or fail low, as shown above.
Analog Input (Voltage Module)						
ANI2 (Bias Signal from Potentiometer, also sent to the CPUs) fails high or low (50% each of the total failure rate)	3.7×10^{-9}	No	Failed	Failure	Yes	<p>1. This failed signal corresponds to a 100% (fail high) or -100% (fail low) bias. The FWP controller monitors the rate of change, and if a pre-set limit is exceeded (taken as the case here), the FWP controller switches to manual mode with the pre-failure value. This is considered a system failure because of a loss of automatic control.</p> <p>2. A Bias Potential Rate Alarm signal is sent to the BFV controller via the Microlink connection. It forwards the alarm to the plant computer.</p> <p>3. The failure rate, 3.7×10^{-9} per hour, for a voltage regulator is from PRISM. A voltage regulator is considered the major component of the voltage input module. The failure mode distribution is assumed to be 50% for each failure mode (i.e., fails high and fails low).</p>

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Multiplexer (MUX)						
Loss of all signals (input signals)	8.8×10^{-9}	No	Failed	Failure	Yes	<p>1. All analog inputs share the multiplexer. Loss of a signal means that the signal becomes zero.</p> <p>2. A loss of all signals indicates that the speed demand signal ANI0 from the main CPU also will fall to zero. The failed signal will be forwarded to the FWP speed controller, which will detect the failure and maintain the pump speed at the pre-failure value. This is considered a system failure because of a loss of automatic control.</p> <p>2. The failure rate of 8.8×10^{-9} per hour for a loss of multiplexer is from [Aeroflex 2005].</p>
ANI0 (Main CPU Speed Demand) Loss of one of the signals	1.1×10^{-7}	No	Failed	Failure	Yes	<p>1. The failed speed demand signal will be sent to the FWP speed controller that detects the fail-to-low signal and maintains the FWP speed at the pre-failure value. This is considered a system failure because of a loss of automatic control.</p> <p>2. The failure rate of 1.1×10^{-7} per hour for a loss of one signal is from [Aeroflex 2005]; this failure rate is used for other signals.</p>
ANI2 (Bias Signal from Potentiometer, also sent to the CPUs) Loss of one of the signals	1.1×10^{-7}	No	Failed	Failure	Yes	<p>1. This failed signal corresponds to -100% bias. The FWP controller monitors the rate of change of the bias, and if a preset limit is exceeded, it switches to manual mode with the pre-failure value. This is considered a system failure because of a loss of automatic control.</p> <p>2. A signal is sent to the BFV controller via the Microlink connection.</p>
ANI3 (Backup CPU Speed Demand) Loss of one of the signals	1.1×10^{-7}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. The FWP controller will continue sending the demand from the main CPU to the output of the FWP controller, and system operation is not affected.</p>

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
A/D Converter						
All 16 bits stuck at zeros or ones (48% of the total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<p>1. Since the A/D converter is shared by all analog inputs, its loss will result in a loss of all analog inputs. If all bits of the A/D converter are stuck at zeros (ones), all analog inputs are assumed to fail low (high).</p> <p>2. The failed speed demand signal will be sent to the FWP speed controller, which will detect the fail-to-low signal and maintain the FWP speed at the pre-failure value. This is considered a system failure because of a loss of automatic control.</p> <p>3. It is unknown whether the FWP speed controller can detect a fail-to-high demand. Even if it cannot be detected, the failed signal is sent to the CPUs for tracking, and after a delay, will fail the CPUs due to deviation logic. As a result, the MFV, BFV, and FWP controllers will transfer to manual control. This also is a system failure because of a loss of automatic control.</p> <p>4. The failure rate (2.4×10^{-9} per hour) is from the PRISM raw data for a 16-bit A/D or D/A converter. The failure mode distribution is from [Meeldijk 1996]. Both A/D and D/A converters are linear ICs. Their failure mode distribution is 50% degraded/improper output, 41% no output, 3% short circuit, 2% open circuit, and 2% drift.</p>
Random bit failure (52% of the total failure rate)	1.3×10^{-9}	No	Failed	Failure	No	1. Although the processor may detect some random failures, they are conservatively assumed to be undetectable.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
D/A Converter						
Output fails high or low (2% and 44% of the total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. Since the D/A converter is shared by all analog outputs, its failure will result in a failure of all outputs. 2. Failure of the D/A converter indicates a failure of the ANO0 demand signal. The failed signal will be sent to the FWP speed controller, which will detect the fail-to-low signal and maintain the FWP speed at the pre-failure value. This is considered a system failure because of a loss of automatic control. 3. Whether a fail-to-high pump demand can be detected by the FWP speed controller remains unknown. Even if it cannot be detected, the failed signal is sent to the CPUs for tracking, and after a delay, will cause the CPUs to be failed due to deviation logic. Then the MFV, BFV and FWP controllers will transfer to manual control. This also is a system failure because of a loss of automatic control. 4. The failure rate (2.4×10^{-9} per hour) is from PRISM. 5. Failure mode distribution is from [Meeldijk 1996] (refer to Comment 4 of A/D converter).
Drifting output (52% of the total failure rate)	1.3×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. It is assumed that the drifted input eventually will drift high or low and the failure effects are the same as fail high or fail low, as shown above.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Demultiplexer (DEMUX)						
Loss of all output signals	8.8×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. Loss of a signal means that the signal drops to zero. The demultiplexer is shared by all analog output signals. 2. This failure will cause a loss of the ANO0 pump demand signal. The failed signal will be sent to the FWP speed controller, which will detect the fail-to-low signal and maintain the FWP speed at the pre-failure value. This is considered a system failure because of a loss of automatic control. 3. A loss of the bias potential signal also will entail loss of automatic control. 4. DEMUX is considered to be similar to MUX, and the failure data are also from [Aeroflex 2005].
ANO0 (Output to the FWP Speed Control System) Loss of one of the output signals	1.1×10^{-7}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. The failed pump demand signal will be sent to the FWP speed controller, which will detect the fail-to-low signal and maintain the FWP speed at the pre-failure value. This is considered a system failure because of a loss of automatic control. 2. This failure also is detected by the CPU deviation logic. Controllers will be changed to manual status.
ANO2 (Bias Potential Excitation) Loss of one of the output signals	1.1×10^{-7}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. This failed signal corresponds to -100% bias. The output is also sent to ANI2 of the FWP controller. The FWP controller monitors the rate of change of the bias via ANI1, and if a pre-set limit is exceeded, it switches to manual mode with the pre-failure value. This is considered a system failure because of the loss of automatic control. 2. A Bias-Potential Rate Alarm signal is sent to the BFV controller via the Microlink connection. This controller then sends the alarm to the plant computer.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Analog Outputs (Current Loop)						
ANO0 (Output to the FWP Speed Control System) Output current fails high or low (2% and 44% of the total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. It is assumed there is a separate current loop for each output. 2. This failed signal will be sent to the FWP speed controller, which will detect the fail-to-low signal and maintain the FWP speed at the pre-failure value. This is considered a system failure because of a loss of automatic control. 3. It is assumed that the FWP speed controller can detect a fail-to-high demand. Even if it cannot be detected, the failed signal is sent to the CPUs for tracking, and after a delay, will cause the CPUs to be failed due to deviation logic. Consequently, the MFV, BFV, and FWP controllers will transfer to manual control. This is also a system failure because of a loss of automatic control. 4. The failure rate is 2.4×10^{-9} per hour from PRISM data for IC, Linear, Transmitter/receiver, a major component of a current loop. A current loop is a linear device and the failure mode distribution is shown in [Meeldijk 1996].
ANO0 (Output to the FWP Speed Control System) Drifted output current (52% of the total failure rate)	1.3×10^{-9}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. It is assumed that the drifted input will eventually drift high or low and the failure effects are the same as for fail high or fail low, as shown above.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
ANO2 (Bias Potential Excitation) Output current fails high or low (2% and 44% of the total failure rate)	1.1×10^{-9}	No	Failed	Failure	Yes	<p>1. This failed signal corresponds to -100% bias. The output is also sent to ANI2 of the FWP controller. The FWP controller monitors the rate of change of the bias via ANI1, and if a pre-set limit is exceeded, it switches to manual mode with the pre-failure value. This is considered a system failure because of the loss of automatic control.</p> <p>2. A Bias Potential Rate Alarm signal is sent to the BFV controller via the Microlink connection. This controller then sends the alarm to the plant computer.</p>
ANO2 (Bias Potential Excitation) Drifted output current (52% of the total failure rate)	1.3×10^{-9}	No	Failed	Failure	Yes	1. It is assumed that the drifted input eventually will drift high or low and the failure effects are the same as for fail high or fail low, as shown above.
Analog Address Logic						
Loss of analog address logic	7.0×10^{-8}	No	Failed	Failure	No	<p>1. Although the application software might detect some address logic failures, conservatively they are assumed undetectable.</p> <p>2. The address logic also is called a decoder. Failure data (7.0×10^{-8} per hour) is from Chapter 6.</p> <p>3. An analog address logic is a generic digital device. The failure mode distribution is from [Meeldijk 1996]: 40% stuck high, 40% stuck low, and 20% loss of logic.</p>
Buffer						
Loss of output buffer	3.9×10^{-7}	No	Failed	Failure	No	<p>1. All digital input and output require the buffer.</p> <p>2. The failure rate is taken from Chapter 6.</p>
Loss of input buffer	3.9×10^{-7}	No	Failed	Failure	No	1. It is conservatively assumed that a loss of input buffer will cause the loss of all digital inputs and the FWP controller will fail without being detected.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
Digital Address Logic						
Loss of digital address logic	7.0×10^{-8}	No	Failed	Failure	No	1. Failure data and failure mode distribution are the same as those for analog address logic.
Digital Outputs						
CCO0 (A/M Status to the Main CPU) Fails Open	8.1×10^{-10}	No	Failed	Failure	Yes	<p>1. This signal normally is closed in auto mode.</p> <p>2. A manual status signal will be sent to the main CPU. Assuming it is in control, and the FWP controller is in auto, the main CPU will switch to the tracking mode and continue sending its output to the FWP controller, with the controller remaining in auto. The backup CPU will continue tracking also. This is considered a system failure because of a loss of automatic control.</p> <p>3. The main component of the digital output module is a solid-state switch. The failure rate of a digital switch, from PRISM, is 2.43×10^{-9} per hour. Its failure mode distribution, according to [RAC 1997b], is 66.7% for failure to operate, and 33.3% for false operation.</p>
CCO0 (A/M Status to the Main CPU) Fails Closed	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. This signal normally is closed when in auto mode.</p> <p>2. The failed signal will be sent to the main CPU. If it is in control, system operation is not affected.</p>
CCO1 (A/M Status to the backup CPU) Fails Open	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. This signal normally is closed in auto mode.</p> <p>2. Assuming the main CPU is in control and the controller is in auto, system operation will not be affected.</p>

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
CCO1 (A/M Status to the backup CPU) Fails Closed	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. This signal normally is closed when the controller is in auto.</p> <p>2. If the main CPU is in control, and the controller is in auto, then system operation is not affected.</p> <p>3. If the backup CPU is in control, and the operator changes the controller to manual, the backup CPU will not be able to detect it, and will continue sending its FWP demand to the controller, until the deviation between the FWP demand calculated by the backup CPU and the FWP controller output exceeds the setpoint. Then, the backup CPU will fail and the FWP controller will transfer to manual.</p>
Digital Inputs						
CCI0 (Backup CPU Power Fail or in Test) Fails Open	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. This signal is normally closed, indicating the backup CPU is operating properly.</p> <p>2. The FWP controller will block the demand signal output from the backup CPU. System operation will not be affected. The backup CPU's status is sent to the CPUs and could affect their deviation logic.</p> <p>4. The FWP controller will indicate that the backup CPU is failed, and the backup CPU status will be sent through the Microlink to the BFV controller, which will activate an annunciator in the control room.</p> <p>5. The major component of digital input is a solid-state switch [Eurotherm 2000]. Therefore, the failure rate is 2.4×10^{-9} per hour and the failure mode distribution is 66.7% fail to operate and 33.3% false operation (the same as for digital output).</p>
CCI0 (Backup CPU Power Fail or in Test) Fails Closed	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<p>1. This signal normally is closed, indicating the backup CPU is operating properly.</p> <p>2. The FWP controller will be unable to determine the correct status of the backup CPU. System operation is not affected unless other failures occur.</p>

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
CCI1 (Backup CPU Fail) Fails Open	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal is open normally, indicating the backup CPU is operating properly. 2. The FWP controller will not be able to determine the correct status of the backup CPU. System operation is not affected unless other failures occur.
CCI1 (Backup CPU Fail) Fails Closed	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal normally is open, indicating that the backup CPU is operating properly. 2. The FWP controller will continue to block the demand signal output from the backup CPU. System operation will not be affected. The backup CPU status is sent to the CPUs and could affect their deviation logic. 3. The FWP controller will indicate that the backup CPU is failed, and its status will be sent through the Microlink to the BFV controller, which will activate an annunciator in the control room.
CCI2 (Main CPU Power Fail or in Test) Fails Open	8.1×10^{-10}	No	Failed	Failure	Yes	<ul style="list-style-type: none"> 1. This signal normally is closed, indicating the main CPU is operating properly. 2. Failover from the main CPU to the backup CPU will take place. The controller will send a main CPU Fail signal to the BFV controller through Microlink. The main CPU status information is not sent back to the CPUs, so they do not know that the controller considers the main CPU failed. The main CPU continues thinking it is in control, while the backup CPU continues tracking the FWP controller output. Therefore, the FWP demand may remain unchanged, i.e., a loss of automatic control, until the main CPU detects a deviation and fails itself, so that the backup CPU takes over. It is not likely that a reactor trip will occur due to the loss of FWP control. 3. The BFV controller will actuate an alarm to the plant computer.

Table A-4: FMEA at Level of Components of DFWCS Modules – FWP Controller (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detected by Watchdog Timer	Failure Effects on the		Needs to be Simulated?	Comments
			FWP Controller	DFWCS		
CCI2 (Main CPU Power Fail or in Test) Fails Closed	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal normally is closed, indicating the main CPU is operating properly. 2. The FWP controller will not be able to determine the correct status of the main CPU. System operation is not affected unless other failures occur.
CCI3 (Main CPU Fail) Fails Open	1.6×10^{-9}	No	Continued Normal Operation with Latent Failure	No Failure	Yes	<ul style="list-style-type: none"> 1. This signal normally is open, indicating the main CPU is operating properly. 2. The FWP controller will be unable to determine the status of the main CPU. System operation is not affected unless other failures occur.
CCI3 (Main CPU Fail) Fails Closed	8.1×10^{-10}	No	Continued Normal Operation with Latent Failure	Failure	Yes	<ul style="list-style-type: none"> 1. This signal normally is open, indicating the main CPU is operating properly. 2. Failover will take place from the main CPU to the backup CPU. The FWP controller will send a main CPU Fail signal to the BFV controller through the Microlink. The main CPU status is not sent back to the CPUs, so they are unaware that the FWP controller thinks the main CPU has failed. The main CPU continues thinking it is in control, and the backup CPU continues tracking the FWP controller output. Therefore, the FWP demand may remain unchanged, i.e., a loss of automatic control, until the main CPU detects a deviation and fails itself, so that the backup CPU takes over. It is unlikely that a reactor trip will occur due to the loss of FWP control. 3. The BFV controller actuates an annunciator in the control room indicating main CPU failure.
Power Supply						
Loss of Power Supply	5.2×10^{-7}	No	Failed	Failure	No	<ul style="list-style-type: none"> 1. All analog outputs fail to 0. 2. All digital outputs fail to Open status. 3. This failure mode is the CCF of the controller power supplies. Individual FMEAs of AC and DC buses are shown in Table A-5.

Table A-5 FMEA at level of components of DFWCS modules – other components

Failure Mode	Failure Rate (per hour)	Failure Mode Detection	Failure Effects on the DFWCS	Needs to be simulated?	Comments
Feedwater Flow Sensor and Transmitters					
Feedwater flow sensor A fails high	9.5×10^{-7}	Yes	No	Yes	1. The failure rates of flow sensor and flow transmitter are from [SRS 1993]. Failure mode distributions are from [RAC 1997b]. 2. The failure will be detected, and the signal from the remaining sensor will be used.
Feedwater flow sensor A fails low	2.1×10^{-6}	Yes	No	Yes	1. The failure will be detected, and the signal from the remaining sensor will be used.
Feedwater flow sensor B fails high	9.5×10^{-7}	Yes	No	Yes	1. The failure will be detected, and the signal from the remaining sensor will be used.
Feedwater flow sensor B fails low	2.1×10^{-6}	Yes	No	Yes	1. The failure will be detected, and the signal from the remaining sensor will be used.
Feedwater transmitter A fails high	1.4×10^{-6}	Yes	No	Yes	1. The failure will be detected, and the signal from other transmitter will be used.
Feedwater transmitter A fails low	1.7×10^{-6}	Yes	No	Yes	1. The failure will be detected, and the signal from other transmitter will be used.
Feedwater transmitter B fails high	1.4×10^{-6}	Yes	No	Yes	1. The failure will be detected, and the signal from other transmitter will be used.
Feedwater transmitter B fails low	1.7×10^{-6}	Yes	No	Yes	1. The failure will be detected, and the signal from other transmitter will be used.

Table A-5 FMEA at level of components of DFWCS modules – other components (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detection	Failure Effects on the DFWCS	Needs to be simulated?	Comments
Steam Flow Sensors and Transmitters					
Steam flow sensor A fails high	9.5×10^{-7}	Yes	No	Yes	1. The failure rates of flow sensor and flow transmitter are from [SRS 1993]. Failure mode distributions are from [RAC 1997b]. 2. The failure will be detected and the signal from the remaining sensor will be used.
Steam flow sensor A fails low	2.1×10^{-6}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining sensor will be used.
Steam flow sensor B fails high	9.5×10^{-7}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining sensor will be used.
Steam flow sensor B fails low	2.1×10^{-6}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining sensor will be used.
Steam flow transmitter A fails high	1.4×10^{-6}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining transmitter will be used.
Steam flow transmitter A fails low	1.7×10^{-6}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining transmitter will be used.
Steam flow transmitter B fails high	1.4×10^{-6}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining transmitter will be used.
Steam flow transmitter B fails low	1.7×10^{-6}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining transmitter will be used.

Table A-5 FMEA at level of components of DFWCS modules – other components (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detection	Failure Effects on the DFWCS	Needs to be simulated?	Comments
Steam Generator Level Sensors and Transmitters					
Steam generator level sensor A fails high	2.1×10^{-7}	Yes	No	Yes	1. The failure rates of level sensor and level transmitter are from [SRS 1993]. Failure mode distributions are from [RAC 1997b]. 2. The failure will be detected and the signal from the remaining sensor will be used.
Steam generator level sensor A fails low	2.9×10^{-7}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining sensor will be used.
Steam generator level sensor B fails high	2.1×10^{-7}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining sensor will be used.
Steam generator level sensor B fails low	2.9×10^{-7}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining sensor will be used.
Steam generator level transmitter A fails high	6.0×10^{-7}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining transmitter will be used.
Steam generator level transmitter A fails low	2.4×10^{-6}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining transmitter will be used.
Steam generator level transmitter B fails high	6.0×10^{-7}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining transmitter will be used.
Steam generator level transmitter B fails low	2.4×10^{-6}	Yes	No	Yes	1. The failure will be detected and the signal from the remaining transmitter will be used.

Table A-5 FMEA at level of components of DFWCS modules – other components (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detection	Failure Effects on the DFWCS	Needs to be simulated?	Comments
120v AC Buses					
Loss of 120v AC bus A	5.0×10^{-7}	No	No	No	1. The failure rate is from [SRS 1993]. 2. Loss of the AC bus A will fail the power supply of the main CPU. According to plant information, this failure will be indicated by the main CPU digital output, Power Failure or Microprocessor Not Controlling, and the main CPU will track instead. The backup CPU will take over and system operation continues.
Loss of 120v AC bus B	5.0×10^{-7}	No	No	No	1. Loss of the AC bus A will fail the power supply of the backup CPU. According to plant information, this failure will be indicated by the backup CPU digital output, Power Failure or Microprocessor Not Controlling. The main CPU is still the controlling CPU and system operation continues.
Loss of 120v AC bus C	5.0×10^{-7}	No	No	No	1. Upon loss of 120v AC bus C, the power supply to the controllers still will be provided by 120v AC bus D. System operation continues.
Loss of 120v AC bus D	5.0×10^{-7}	No	No	No	1. Upon loss of 120v AC bus D, the power supply to the controllers still will be provided by 120v AC bus C. System operation continues.
DC Power Supplies					
Loss of DC Power Supply A	1.0×10^{-5}	No	No	No	1. The failure rate is from [NUREG/CR-5500, Vol. 1]. 2. Loss of DC Power Supply A will fail the power supply of the main CPU. According to plant information, this failure will be indicated by the main CPU digital output, Power Failure or Microprocessor Not Controlling, and the main CPU will track instead. The backup CPU will take over and system operation continues.

Table A-5 FMEA at level of components of DFWCS modules – other components (cont'd).

Failure Mode	Failure Rate (per hour)	Failure Mode Detection	Failure Effects on the DFWCS	Needs to be simulated?	Comments
Loss of DC Power Supply B	1.0x10 ⁻⁵	No	No	No	1. Loss of DC Power Supply B will fail the power supply of the backup CPU. According to plant information, this failure will be indicated by the backup CPU digital output, Power Failure or Microprocessor Not Controlling. The main CPU is still the controlling CPU and system operation continues.
Loss of DC Power Supply C	1.0x10 ⁻⁵	No	No	No	1. Upon the loss of DC Power Supply C, the power supply to the controllers still will be provided by DC Power Supply D. System operation continues.
Loss of DC Power Supply D	1.0x10 ⁻⁵	No	No	No	1. Upon loss of DC Power Supply D, the power supply to the controllers still will be provided by DC Power Supply C. System operation continues.

APPENDIX B

NAMING SCHEME AND COMPLETE LIST OF INDIVIDUAL FAILURE MODES

TABLE OF CONTENTS

	<u>Page</u>
B.1 Naming Scheme.....	B-1
B.2 List of Individual Failure Modes Included in the DFWCS Model	B-5

LIST OF TABLES


	<u>Page</u>
B.1 List of individual failure modes and their associated failure rates	B-6

APPENDIX B

NAMING SCHEME AND COMPLETE LIST OF INDIVIDUAL FAILURE MODES

B.1 NAMING SCHEME

The proposed naming scheme for individual failure modes in the Markov model, i.e., the basic events, of the digital feedwater control system (DFWCS) is shown here.



Letters 1 ~ 3:

The first three letters represent the module, some other components (such as sensors or transmitters), and common-cause failures:

- Mfv: MFV controller module
- Fwp: FWP controller module
- Mn-: Main CPU module
- Bk- : Backup CPU module
- Sns : Sensors
- Xmt: Transmitters of sensor signals
- CCF: Common-cause failures of CPUs, controllers, and controllers' power-supplies
- CCS: Common-cause failures of sensors
- CCX: Common-cause failures of transmitters
-

Letters 4 ~ 6:

The next three letters represent the generic components used in various modules:

- AD-: Analog/digital converter
- Adr: Address logic
- AI-: Analog inputs
- AO-: Analog outputs
- BIO: ROM that stores basic input output system (BIOS)

- Buf: Buffer
- Clk: Clock reference generator
- DA-: Digital/analog converter
- DI-: Digital inputs
- DO-: Digital outputs
- Dmx: Demultiplexer
- Fls: Flask disk
- ISA: ISA Bus or buses for controllers (the same data are used for CPUs and controllers)
- Mux: Multiplexer
- PAL: Programmable array logic
- RAM: Random access memory
- SW-: Software
- Sns: Sensor
- Xmt: Transmitter
- UP-: Microprocessor

Letters 7 ~ 11:

The next five letters represent the signals associated with a component. Tables 4-1 through 4-11 of Chapter 4 define all the analog and digital inputs/outputs of all modules. The sensor-and transmitter-related signals include measurements of flux, steam flow, feedwater flow, and steam generator (S/G) level.

For the Main and Backup CPUs:

Analog input:

- BfvTk: S/G 11 BFV Tracking
- Flux1: Neutron flux # 1
- Flux2: Neutron flux # 2
- FwFI1: S/G 11 feedwater flow #1
- FwFI2: S/G 11 feedwater flow #2
- FwpTk: FWP A tracking
- Lvdt1: MFRV LVDT #1
- Lvdt2: MFRV LVDT #2
- Lvl1-: S/G 11 Level #1
- Lvl2-: S/G 11 Level #2
- MfvTk: S/G 11 MFV tracking
- OsMfv: S/G 12 MFV tracking
- Pbias: FWP A bias
- StFI1: S/G 11 main steam flow
- StFI2: S/G 12 main steam flow

Analog output:

- FwpDm: Feedpump A demand
- MfvDm: Main valve demand

Digital input:

- BfvAm: A/M (automatic/manual) status of BFV controller
- BkFl-: Backup CPU failed status
- Cpuld: Main/backup CPU identification
- Fl1By: Neutron flux # 1 bypass
- Fl2By: Neutron flux # 2 bypass
- FwpAm: A/M (automatic/manual) status of FWP controller
- LvVal: Both level signals valid in the other CPU
- MfvAm: A/M (automatic/manual) status of MFV controller
- MnFl-: Main CPU failed
- NoFl-: No failures in the other CPU
- RxTrp: Reactor trip
- TrTrp: Turbine trip

Digital output:

- CpuFl: Power failure, or the CPU not controlling
- LvlGd: Both level signals valid
- NoFl-: No failure in the CPU
- Wdt--: Output to WDT (toggling signal)
- Disk-: Flash-disk related (for flash-disk only)

FWP Controller:

Analog input:

- BkDmd: Backup CPU speed demand
- BsIn-: Bias signal from potential meter
- MnDmd: Main CPU speed demand

Analog output:

- BsOut: Bias potential excitation
- DmOut: Speed demand output to the Lovejoy controller

Digital input:

- CCI0-: Backup CPU power failure, or in test
- CCI1-: Backup CPU failure
- CCI2-: Main CPU power failure, or in test
- CCI3-: Main CPU failure

Digital output:

- CCO0-: A/M status to the Main CPU
- CCO1-: A/M status to the Backup CPU

MFV Controller:

Analog input:

- BkDmd: Valve demand from the Backup CPU
- MnDmd: Valve demand from the main CPU

Analog output:

- DmOut: MFV demand output

Digital input:

- CCI0-: Backup CPU power failure, or in test
- CCI1-: Backup CPU failure
- CCI2-: Main CPU power failure, or in test
- CCI3-: Main CPU failure

Digital output:

- CCO0-: A/M status to the Main CPU
- CCO1-: A/M status to the Backup CPU
- CCO2-: Backup CPU failed status to CPUs
- CCO3-: Main CPU failed status to CPUs

Common-cause failures:

- Flux-: Flux signals of sensor or transmitter
- FwFl-: Feedwater flow signals of sensor or transmitter
- Lvl--: Level signals of sensor or transmitter
- StFl-: Steam-flow signals of sensor or transmitter
- CPU--: CCFs of CPUs
- CTR--: CCFs of controllers
- Pwr--: CCFs of controller power supplies

The following additional designations are independent of the modules:

- All--: All signals that are associated with certain components (for multiplexer, demultiplexer, AD converter, and DA converter)
- Ana--: Analog-components-related address logic (for address logic only)
- Bus--: ISA bus signals or controller bus-related signals (for CPU or controller bus only)
- Dig--: Digital-components-related address logic (for address logic only)
- In---: Digital input related to a buffer
- Out--: Digital output related to a buffer
- Outpt: Output of software or microprocessor
- -----: Not related to specific signals. This is applicable to components BIO, clock reference, PAL, RAM, or software

Letters 12 ~ 16:

The last five letters represent the failure mode.

For analog input and output signals:

- OORH-: Out of range high
- OORL-: Out of range low
- DftH-: Drift high
- DftL-: Drift low

For digital input and output signals:

- NCFC-: Normally closed, fails closed
- NCFO-: Normally closed, fails open
- NOFC-: Normally open, fails closed
- NOFO-: Normally open, fails open
- AsIs-: Fail as is (for external WDT only)

Other failure modes:

- Halt-: Software halts
- Stop-: Microprocessor stops updating outputs
- Error: Wrong output from software or microprocessor
- LOS--: Loss of signals related to a multiplexer or a demultiplexer
- Loss-: Loss of functions of some components, such as ISA bus, address logic, and RAM.
- Fail-: Common-cause failure of CPU, controller, and power supply of controllers

B.2 LIST OF INDIVIDUAL FAILURE MODES INCLUDED IN THE DFWCS MODEL

Table B-1 gives the 421 individual failure modes included in the model of the DFWCS and their corresponding failure rates. All of the DFWCS failure sequences are generated from combinations (i.e., one or more) of these individual failure modes. Appendix A discusses the effects of these individual failure modes on their respective module and the DFWCS. In Table B-1, the term "basic event" is borrowed from probabilistic risk assessment; the values listed are, in fact, the transition rates for the Markov model.

Table B-1 List of individual failure modes and their associated failure rates.

Number	Basic Events	Failure Rates (per hour)	Descriptions
1	Bk-AD-All-OORH-	9.6×10^{-11}	All bits of analog/digital converter of the Backup CPU stuck at 1s
2	Bk-AD-All-OORL-	1.1×10^{-9}	All bits of analog/digital converter of the Backup CPU stuck at 0s
3	Bk-AD-All-RndBt	1.2×10^{-9}	Random bit failure of analog/digital converter of the Backup CPU
4	Bk-AdrAna--Loss-	7.0×10^{-8}	Loss of analog address logic of the Backup CPU
5	Bk-AdrDig--Loss-	7.0×10^{-8}	Loss of digital address logic of the Backup CPU
6	Bk-AI-BfvTkDftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 BFV tracking, drifts out-of-range-high
7	Bk-AI-BfvTkDftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 BFV tracking, drifts out-of-range-low
8	Bk-AI-BfvTkOORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 11 BFV tracking, fails out-of-range-high
9	Bk-AI-BfvTkOORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 11 BFV tracking, fails out-of-range-low
10	Bk-AI-Flux1DftH-	6.5×10^{-10}	Backup CPU analog input signal, Neutron flux #1, drifts out-of-range-high
11	Bk-AI-Flux1DftL-	6.5×10^{-10}	Backup CPU analog input signal, Neutron flux #1, drifts out-of-range-low
12	Bk-AI-Flux1OORH-	4.8×10^{-11}	Backup CPU analog input signal, Neutron flux #1, fails out-of-range-high
13	Bk-AI-Flux1OORL-	1.1×10^{-9}	Backup CPU analog input signal, Neutron flux #1, fails out-of-range-low
14	Bk-AI-Flux2DftH-	6.5×10^{-10}	Backup CPU analog input signal, Neutron flux #2, drifts out-of-range-high

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
15	Bk-AI-Flux2DftL-	6.5×10^{-10}	Backup CPU analog input signal, Neutron flux #2, drifts out-of-range-low
16	Bk-AI-Flux2OORH-	4.8×10^{-11}	Backup CPU analog input signal, Neutron flux #2, fails out-of-range-high
17	Bk-AI-Flux2OORL-	1.1×10^{-9}	Backup CPU analog input signal, Neutron flux #2, fails out-of-range-low
18	Bk-AI-FwFI1DftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 feedwater flow #1, drifts out-of-range-high
19	Bk-AI-FwFI1DftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 feedwater flow #1, drifts out-of-range-low
20	Bk-AI-FwFI1OORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 11 feedwater flow #1, fails out-of-range-high
21	Bk-AI-FwFI1OORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 11 feedwater flow #1, fails out-of-range-low
22	Bk-AI-FwFI2DftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 feedwater flow #2, drifts out-of-range-high
23	Bk-AI-FwFI2DftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 feedwater flow #2, drifts out-of-range-low
24	Bk-AI-FwFI2OORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 11 feedwater flow #2, fails out-of-range-high
25	Bk-AI-FwFI2OORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 11 feedwater flow #2, fails out-of-range-low
26	Bk-AI-FwpTkDftH-	6.5×10^{-10}	Backup CPU analog input signal, FWP A tracking, drifts out-of-range-high

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
27	Bk-AI-FwpTkDftL-	6.5×10^{-10}	Backup CPU analog input signal, FWP A tracking, drifts out-of-range-low
28	Bk-AI-FwpTkOORH-	4.8×10^{-11}	Backup CPU analog input signal, FWP A tracking, fails out-of-range-high
29	Bk-AI-FwpTkOORL-	1.1×10^{-9}	Backup CPU analog input signal, FWP A tracking, fails out-of-range-low
30	Bk-AI-Lvdt1DftH-	6.5×10^{-10}	Backup CPU analog input signal, MFRV LVDT #1, drifts out-of-range-high
31	Bk-AI-Lvdt1DftL-	6.5×10^{-10}	Backup CPU analog input signal, MFRV LVDT #1, drifts out-of-range-low
32	Bk-AI-Lvdt1OORH-	4.8×10^{-11}	Backup CPU analog input signal, MFRV LVDT #1, fails out-of-range-high
33	Bk-AI-Lvdt1OORL-	1.1×10^{-9}	Backup CPU analog input signal, MFRV LVDT #1, fails out-of-range-low
34	Bk-AI-Lvdt2DftH-	6.5×10^{-10}	Backup CPU analog input signal, MFRV LVDT #2, drifts out-of-range-high
35	Bk-AI-Lvdt2DftL-	6.5×10^{-10}	Backup CPU analog input signal, MFRV LVDT #2, drifts out-of-range-low
36	Bk-AI-Lvdt2OORH-	4.8×10^{-11}	Backup CPU analog input signal, MFRV LVDT #2, fails out-of-range-high
37	Bk-AI-Lvdt2OORL-	1.1×10^{-9}	Backup CPU analog input signal, MFRV LVDT #2, fails out-of-range-low
38	Bk-AI-Lvl1-DftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 level #1, drifts out-of-range-high
39	Bk-AI-Lvl1-DftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 level #1, drifts out-of-range-low
40	Bk-AI-Lvl1-OORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 11 level #1, fails out-of-range-high
41	Bk-AI-Lvl1-OORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 11 level #1, fails out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
42	Bk-AI-Lvl2-DftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 level #2, drifts out-of-range-high
43	Bk-AI-Lvl2-DftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 level #2, drifts out-of-range-low
44	Bk-AI-Lvl2-OORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 11 level #2, fails out-of-range-high
45	Bk-AI-Lvl2-OORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 11 level #2, fails out-of-range-low
46	Bk-AI-MfvTkDftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 MFV tracking, drifts out-of-range-high
47	Bk-AI-MfvTkDftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 MFV tracking, drifts out-of-range-low
48	Bk-AI-MfvTkOORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 11 MFV tracking, fails out-of-range-high
49	Bk-AI-MfvTkOORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 11 MFV tracking, fails out-of-range-low
50	Bk-AI-OsMfvDftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 12 MFV tracking, drifts out-of-range-high
51	Bk-AI-OsMfvDftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 12 MFV tracking, drifts out-of-range-low
52	Bk-AI-OsMfvOORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 12 MFV tracking, fails out-of-range-high
53	Bk-AI-OsMfvOORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 12 MFV tracking, fails out-of-range-low
54	Bk-AI-PBiasOORH-	1.9×10^{-9}	Backup CPU analog input signal, FWP A bias, fails out-of-range-high
55	Bk-AI-PBiasOORL-	1.9×10^{-9}	Backup CPU analog input signal, FWP A bias, fails out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
56	Bk-AI-StFl1DftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 main steam flow, drifts out-of-range-high
57	Bk-AI-StFl1DftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 11 main steam flow, drifts out-of-range-low
58	Bk-AI-StFl1OORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 11 main steam flow, fails out-of-range-high
59	Bk-AI-StFl1OORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 11 main steam flow, fails out-of-range-low
60	Bk-AI-StFl2DftH-	6.5×10^{-10}	Backup CPU analog input signal, S/G 12 main steam flow, drifts out-of-range-high
61	Bk-AI-StFl2DftL-	6.5×10^{-10}	Backup CPU analog input signal, S/G 12 main steam flow, drifts out-of-range-low
62	Bk-AI-StFl2OORH-	4.8×10^{-11}	Backup CPU analog input signal, S/G 12 main steam flow, fails out-of-range-high
63	Bk-AI-StFl2OORL-	1.1×10^{-9}	Backup CPU analog input signal, S/G 12 main steam flow, fails out-of-range-low
64	Bk-AO-FwpDmDftH-	6.5×10^{-10}	Backup CPU analog output signal, Feedpump A demand, drifts out-of-range-high
65	Bk-AO-FwpDmDftL-	6.5×10^{-10}	Backup CPU analog output signal, Feedpump A demand, drifts out-of-range-low
66	Bk-AO-FwpDmOORH-	4.8×10^{-11}	Backup CPU analog output signal, Feedpump A demand, fails out-of-range-high

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
67	Bk-AO-FwpDmOORL-	1.1×10^{-9}	Backup CPU analog output signal, Feedpump A demand, fails out-of-range-low
68	Bk-AO-MfvDmDftH-	6.5×10^{-10}	Backup CPU analog output signal, Main valve demand, drifts out-of-range-high
69	Bk-AO-MfvDmDftL-	6.5×10^{-10}	Backup CPU analog output signal, Main valve demand, drifts out-of-range-low
70	Bk-AO-MfvDmOORH-	4.8×10^{-11}	Backup CPU analog output signal, Main valve demand, fails out-of-range-high
71	Bk-AO-MfvDmOORL-	1.1×10^{-9}	Backup CPU analog output signal, Main valve demand, fails out-of-range-low
72	Bk-BIO----Loss-	4×10^{-8}	Loss of the Backup CPU ROM
73	Bk-BuIn---Loss-	3.9×10^{-7}	Loss of the Backup CPU input buffer
74	Bk-BufOut--Loss-	3.9×10^{-7}	Loss of the Backup CPU output buffer
75	Bk-DA-AII--DftH-	6.5×10^{-10}	All signals of digital/analog converter of the Backup CPU drift out-of-range-high
76	Bk-DA-AII--DftL-	6.5×10^{-10}	All signals of digital/analog converter of the Backup CPU drift out-of-range-low
77	Bk-DA-AII--OORH-	4.8×10^{-11}	All signals of digital/analog converter of the Backup CPU fail out-of-range-high
78	Bk-DA-AII--OORL-	1.1×10^{-9}	All signals of digital/analog converter of the Backup CPU fail out-of-range-low
79	Bk-DI-BfvAmNCFC-	1.6×10^{-9}	Backup CPU digital input signal, BFV controller A/M (automatic/manual) status, normally closed, fails closed
80	Bk-DI-BfvAmNCFO-	8.1×10^{-10}	Backup CPU digital input signal, BFV controller A/M (automatic/manual) status, normally closed, fails open
81	Bk-DI-BkFI-NOFC-	8.1×10^{-10}	Backup CPU digital input signal, Backup CPU failed status, normally open, fails closed

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
82	Bk-DI-BkFI-NOFO-	1.6×10^{-9}	Backup CPU digital input signal, Backup CPU failed status, normally open, fails open
83	Bk-DI-CpuldNOFC-	8.1×10^{-10}	Backup CPU digital input signal, Main/Backup CPU identification, normally open, fails closed
84	Bk-DI-FI1ByNOFC-	8.1×10^{-10}	Backup CPU digital input signal, Neutron flux #1 bypass, normally open, fails closed
85	Bk-DI-FI2ByNOFC-	8.1×10^{-10}	Backup CPU digital input signal, Neutron flux #2 bypass, normally open, fails closed
86	Bk-DI-FwpAmNCFC-	1.6×10^{-9}	Backup CPU digital input signal, FWP controller A/M (automatic/manual) status, normally closed, fails closed
87	Bk-DI-FwpAmNCFO-	8.1×10^{-10}	Backup CPU digital input signal, FWP controller A/M (automatic/manual) status, normally closed, fails open
88	Bk-DI-LvValNOFC-	8.1×10^{-10}	Backup CPU digital input signal, Both level signals valid in the other CPU, normally open, fails closed
89	Bk-DI-LvValNOFO-	1.6×10^{-9}	Backup CPU digital input signal, Both level signals valid in the other CPU, normally open, fails open
90	Bk-DI-MfvAmNCFC-	1.6×10^{-9}	Backup CPU digital input signal, MFV controller A/M (automatic/manual) status, normally closed, fails closed
91	Bk-DI-MfvAmNCFO-	8.1×10^{-10}	Backup CPU digital input signal, MFV controller A/M (automatic/manual) status, normally closed, fails open
92	Bk-DI-MnFI-NOFC-	8.1×10^{-10}	Backup CPU digital input signal, Main CPU failed, normally open, fails closed
93	Bk-DI-MnFI-NOFO-	1.6×10^{-9}	Backup CPU digital input signal, Main CPU failed, normally open, fails open

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
94	Bk-DI-NoFI-NCFC-	1.6×10^{-9}	Backup CPU digital input signal, No failures in the other CPU, normally closed, fails closed
95	Bk-DI-NoFI-NCFO-	8.1×10^{-10}	Backup CPU digital input signal, No failures in the other CPU, normally closed, fails open
96	Bk-DI-RxTrpNOFC-	8.1×10^{-10}	Backup CPU digital input signal, Reactor trip, normally open, fails closed
97	Bk-DI-TrTrpNOFC-	8.1×10^{-10}	Backup CPU digital input signal, Turbine trip, normally open, fails closed
98	Bk-DmxAll--LOS--	8.8×10^{-9}	Loss of all demultiplexer signals of the Backup CPU
99	Bk-DmxFwpDmLOS--	1.1×10^{-7}	Loss of a demultiplexer signal, Feedpump A demand, of the Backup CPU
100	Bk-DmxMfvDmLOS--	1.1×10^{-7}	Loss of a demultiplexer signal, Main valve demand, of the Backup CPU
101	Bk-DO-CpuFINCFC-	1.6×10^{-9}	Backup CPU digital output signal, Power failure or the CPU not controlling, normally closed, fails closed
102	Bk-DO-CpuFINCFO-	1.1×10^{-5}	Backup CPU digital output signal, Power failure or the CPU not controlling, normally closed, fails open
103	Bk-DO-LvlGdNOFC-	8.1×10^{-10}	Backup CPU digital output signal, Both level signals valid, normally open, fails closed
104	Bk-DO-LvlGdNOFO-	1.6×10^{-9}	Backup CPU digital output signal, Both level signals valid, normally open, fails open
105	Bk-DO-NoFI-NCFC-	1.6×10^{-9}	Backup CPU digital output signal, No failures in the other CPU, normally closed, fails closed

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
106	Bk-DO-NoFl-NCFO-	8.1×10^{-10}	Backup CPU digital output signal, No failures in the other CPU, normally closed, fails open
107	Bk-DO-Wdt--AsIs-	1.6×10^{-9}	Backup CPU digital output signal, toggling signal to the WDT, fails as is
108	Bk-FlsDisk-Loss-	3.3×10^{-7}	Loss of the Backup CPU flask disk
109	Bk-ISABus--Loss-	4.6×10^{-7}	Loss of the Backup CPU ISA bus
110	Bk-MuxAll--LOS--	8.8×10^{-9}	Loss of all multiplexer signals of the Backup CPU
111	Bk-MuxBfvTkLOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 BFV tracking, of the Backup CPU
112	Bk-MuxFlux1LOS--	1.1×10^{-7}	Loss of a multiplexer signal, Neutron flux #1, of the Backup CPU
113	Bk-MuxFlux2LOS--	1.1×10^{-7}	Loss of a multiplexer signal, Neutron flux #2, of the Backup CPU
114	Bk-MuxFwFI1LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 feedwater flow #1, of the Backup CPU
115	Bk-MuxFwFI2LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 feedwater flow #2, of the Backup CPU
116	Bk-MuxFwpTkLOS--	1.1×10^{-7}	Loss of a multiplexer signal, FWP A tracking, of the Backup CPU
117	Bk-MuxLvdt1LOS--	1.1×10^{-7}	Loss of a multiplexer signal, MFRV LVDT #1, of the Backup CPU
118	Bk-MuxLvdt2LOS--	1.1×10^{-7}	Loss of a multiplexer signal, MFRV LVDT #2 of the Backup CPU
119	Bk-MuxLvl1-LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 Level #1, of the Backup CPU
120	Bk-MuxLvl2-LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 Level #2, of the Backup CPU

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
121	Bk-MuxMfvTkLOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 MFV tracking, of the Backup CPU
122	Bk-MuxOsMfvLOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 12 MFV tracking, of the Backup CPU
123	Bk-MuxPBiasLOS--	1.1×10^{-7}	Loss of a multiplexer signal, FWP A bias, of the Backup CPU
124	Bk-MuxStFl1LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 main steam flow, of the Backup CPU
125	Bk-MuxStFl2LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 12 main steam flow, of the Backup CPU
126	Bk-RAM-----Loss-	3.3×10^{-7}	Loss of the Backup CPU RAM
127	Bk-SW-----Halt-	5.0×10^{-9}	Backup CPU software halt
128	Bk-SW-OutptError	5.0×10^{-9}	Backup CPU software output error
129	Bk-UP-OutptError	2.0×10^{-8}	Output error of the Backup CPU microprocessor
130	Bk-UP-OutptStop-	1.3×10^{-8}	Microprocessor of the Backup CPU stops updating output
131	FwpAD-All--OORH-	9.6×10^{-11}	All bits of analog/digital converter of the FWP controller stuck at 1s
132	FwpAD-All--OORL-	1.1×10^{-9}	All bits of analog/digital converter of the FWP controller stuck at 0s
133	FwpAD-All--RndBt	1.2×10^{-9}	Random bit failure of analog/digital converter signals of the FWP controller
134	FwpAdrAna--Loss-	7.0×10^{-8}	Loss of FWP controller analog address logic
135	FwpAdrDig--Loss-	7.0×10^{-8}	Loss of FWP controller digital address logic
136	FwpAI-BkDmdDftH-	6.5×10^{-10}	FWP controller analog input signal, Backup CPU speed demand, drifts out-of-range-high

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
137	FwpAI-BkDmdDftL-	6.5×10^{-10}	FWP controller analog input signal, Backup CPU speed demand, drifts out-of-range-low
138	FwpAI-BkDmdOORH-	4.8×10^{-11}	FWP controller analog input signal, Backup CPU speed demand, fails out-of-range-high
139	FwpAI-BkDmdOORL-	1.1×10^{-9}	FWP controller analog input signal, Backup CPU speed demand, fails out-of-range-low
140	FwpAI-BsIn-OORH-	1.9×10^{-9}	FWP controller analog input, Bias signal from potential meter, fails out-of-range-high
141	FwpAI-BsIn-OORL-	1.9×10^{-9}	FWP controller analog input, Bias signal from potential meter, fails out-of-range-low
142	FwpAI-MnDmdDftH-	6.5×10^{-10}	FWP controller analog input signal, Main CPU speed demand, drifts out-of-range-high
143	FwpAI-MnDmdDftL-	6.5×10^{-10}	FWP controller analog input signal, Main CPU speed demand, drifts out-of-range-low
144	FwpAI-MnDmdOORH-	4.8×10^{-11}	FWP controller analog input signal, Main CPU speed demand, fails out-of-range-high
145	FwpAI-MnDmdOORL-	1.1×10^{-9}	FWP controller analog input signal, Main CPU speed demand, fails out-of-range-low
146	FwpAO-BsOutDftH-	6.5×10^{-10}	FWP controller analog output signal, Bias potential excitation, drifts out-of-range-high
147	FwpAO-BsOutDftL-	6.5×10^{-10}	FWP controller analog output signal, Bias potential excitation, drifts out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
148	FwpAO-BsOutOORH-	4.8×10^{-11}	FWP controller analog output signal, Bias potential excitation, fails out-of-range-high
149	FwpAO-BsOutOORL-	1.1×10^{-9}	FWP controller analog output signal, Bias potential excitation, fails out-of-range-low
150	FwpAO-DmOutDftH-	6.5×10^{-10}	FWP controller analog output signal, Speed demand output to the Lovejoy controller, drifts out-of-range-high
151	FwpAO-DmOutDftL-	6.5×10^{-10}	FWP controller analog output signal, Speed demand output to the Lovejoy controller, drifts out-of-range-low
152	FwpAO-DmOutOORH-	4.8×10^{-11}	FWP controller analog output signal, Speed demand output to the Lovejoy controller, fails out-of-range-high
153	FwpAO-DmOutOORL-	1.1×10^{-9}	FWP controller analog output signal, Speed demand output to the Lovejoy controller, fails out-of-range-low
154	FwpBIO----Loss-	4.0×10^{-8}	Loss of the FWP controller ROM
155	FwpBufIn---Loss-	3.9×10^{-7}	Loss of the FWP controller input buffer
156	FwpBufOut--Loss-	3.9×10^{-7}	Loss of the FWP controller output buffer
157	FwpClk-----Loss-	5.2×10^{-7}	Loss of the FWP controller clock signal
158	FwpDA-All--DftH-	6.5×10^{-10}	All signals of digital/analog converter of the FWP controller drift out-of-range-high
159	FwpDA-All--DftL-	6.5×10^{-10}	All signals of digital/analog converter of the FWP controller, drift out-of-range-low
160	FwpDA-All--OORH-	4.8×10^{-11}	All signals of digital/analog converter of the FWP controller fail out-of-range-high

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
161	FwpDA-All--OORL-	1.1×10^{-9}	All signals of digital/analog converter of the FWP controller fail out-of-range-low
162	FwpDI-CCI0-NCFC-	1.6×10^{-9}	FWP controller digital input signal, Backup CPU power failure or in test, normally closed, fails closed
163	FwpDI-CCI0-NCFO-	8.1×10^{-10}	FWP controller digital input signal, Backup CPU power failure or in test, normally closed, fails open
164	FwpDI-CCI1-NOFC-	8.1×10^{-10}	FWP controller digital input signal, normally open, fails closed
165	FwpDI-CCI1-NOFO-	1.6×10^{-9}	FWP controller digital input signal, normally open, fails open
166	FwpDI-CCI2-NCFC-	1.6×10^{-9}	FWP controller digital input signal, Main CPU power failure or in test, normally closed, fails closed
167	FwpDI-CCI2-NCFO-	8.1×10^{-10}	FWP controller digital input signal, Main CPU power failure or in test, normally closed, fails open
168	FwpDI-CCI3-NOFC-	8.1×10^{-10}	FWP controller digital input signal, normally open, fails closed
169	FwpDI-CCI3-NOFO-	1.6×10^{-9}	FWP controller digital input signal, normally open, fails open
170	FwpDmxAll--LOS--	8.8×10^{-9}	Loss of all signals of the FWP controller demultiplexer
171	FwpDmxBsOutLOS--	1.1×10^{-7}	Loss of a demultiplexer signal, Bias potential excitation, of the FWP controller
172	FwpDmxDmOutLOS--	1.1×10^{-7}	Loss of a demultiplexer signal, Speed demand output to the Lovejoy controller, of the FWP controller
173	FwpDO-CCO0-NCFC-	1.6×10^{-9}	FWP controller digital output signal, A/M status to the Main CPU, normally closed, fails closed

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
174	FwpDO-CCO0-NCFO-	8.1×10^{-10}	FWP controller digital output signal, A/M status to the Main CPU, normally closed, fails open
175	FwpDO-CCO1-NCFC-	1.6×10^{-9}	FWP controller digital output signal, A/M status to the Backup CPU, normally closed, fails closed
176	FwpDO-CCO1-NCFO-	8.1×10^{-10}	FWP controller digital output signal, A/M status to the Backup CPU, normally closed, fails open
177	FwpISABus--Loss-	4.6×10^{-7}	Loss of the FWP controller bus
178	FwpMuxAll--LOS--	8.8×10^{-9}	Loss of all signals of the FWP controller multiplexer
179	FwpMuxBkDmdLOS--	1.1×10^{-7}	Loss of a multiplexer signal, Backup CPU speed demand, of the FWP controller
180	FwpMuxBsln-LOS--	1.1×10^{-7}	Loss of a multiplexer signal, Bias signal from potential meter, of the FWP controller
181	FwpMuxMnDmdLOS--	1.1×10^{-7}	Loss of a multiplexer signal, Main CPU speed demand, of the FWP controller
182	FwpPAL-----Loss-	1.6×10^{-9}	Loss of the FWP controller PAL
183	FwpRAM-----Loss-	3.3×10^{-7}	Loss of the FWP controller RAM
184	FwpSW-----Halt-	5.0×10^{-9}	FWP controller software halt
185	FwpSW-OutptError	5.0×10^{-9}	FWP controller software output error
186	FwpUP-OutptError	2.0×10^{-8}	Output error of the FWP controller microprocessor
187	FwpUP-OutptStop-	1.3×10^{-8}	Microprocessor of the FWP controller stops updating output
188	MfvAD-All--OORH-	9.6×10^{-11}	All bits of analog/digital converter of the MFV controller stuck at 1s

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
189	MfvAD-All--OORL-	1.1×10^{-9}	All bits of analog/digital converter of the MFV controller stuck at 0s
190	MfvAD-All--RndBt	1.2×10^{-9}	Random bit failure of analog/digital converter signals of the MFV controller
191	MfvAdrAna--Loss-	7.0×10^{-8}	Loss of the MFV controller analog address logic
192	MfvAdrDig--Loss-	7.0×10^{-8}	Loss of the MFV controller digital address logic
193	MfvAI-BkDmdDftH-	6.5×10^{-10}	MFV controller analog input signal, Backup CPU valve demand, drifts out-of-range-high
194	MfvAI-BkDmdDftL-	6.5×10^{-10}	MFV controller analog input signal, Backup CPU valve demand, drifts out-of-range-low
195	MfvAI-BkDmdOORH-	4.8×10^{-11}	MFV controller analog input signal, Backup CPU valve demand, fails out-of-range-high
196	MfvAI-BkDmdOORL-	1.1×10^{-9}	MFV controller analog input signal, Backup CPU valve demand, fails out-of-range-low
197	MfvAI-MnDmdDftH-	6.5×10^{-10}	MFV controller analog input signal, Main CPU valve demand, drifts out-of-range-high
198	MfvAI-MnDmdDftL-	6.5×10^{-10}	MFV controller analog input signal, Main CPU valve demand, drifts out-of-range-low
199	MfvAI-MnDmdOORH-	4.8×10^{-11}	MFV controller analog input signal, Main CPU valve demand, fails out-of-range-high
200	MfvAI-MnDmdOORL-	1.1×10^{-9}	MFV controller analog input signal, Main CPU valve demand, fails out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
201	MfvAO-DmOutDftH-	6.5×10^{-10}	MFV controller analog output signal, Valve demand to positioners, drifts out-of-range-high
202	MfvAO-DmOutDftL-	6.5×10^{-10}	MFV controller analog output signal, Valve demand to positioners, drifts out-of-range-low
203	MfvAO-DmOutOORH-	4.8×10^{-11}	MFV controller analog output signal, Valve demand to positioners, fails out-of-range-high
204	MfvAO-DmOutOORL-	1.1×10^{-9}	MFV controller analog output signal, Valve demand to positioners, fails out-of-range-low
205	MfvBIO----Loss-	4×10^{-8}	Loss of the MFV controller ROM
206	MfvBufIn---Loss-	3.9×10^{-7}	Loss of the MFV controller input buffer
207	MfvBufOut--Loss-	3.9×10^{-7}	Loss of the MFV controller output buffer
208	MfvClk----Loss-	5.2×10^{-7}	Loss of the MFV controller clock signal
209	MfvDA-All--DftH-	6.5×10^{-10}	All signals of digital/analog converter of the MFV controller drift out-of-range-high
210	MfvDA-All--DftL-	6.5×10^{-10}	All signals of digital/analog converter of the MFV controller drift out-of-range-low
211	MfvDA-All--OORH-	4.8×10^{-11}	All signals of digital/analog converter of the MFV controller fail out-of-range-high
212	MfvDA-All--OORL-	1.1×10^{-9}	All signals of digital/analog converter of the MFV controller fail out-of-range-low
213	MfvDI-CCI0-NCFC-	1.6×10^{-9}	MFV controller digital input signal, Backup CPU power failure or in test, normally closed, fails closed
214	MfvDI-CCI0-NCFO-	8.1×10^{-10}	MFV controller digital input signal, Backup CPU power failure or in test, normally closed, fails open

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
215	MfvDI-CCI1-NOFC-	8.1×10^{-10}	MFV controller digital input signal, Backup CPU failure, normally open, fails closed
216	MfvDI-CCI1-NOFO-	1.6×10^{-9}	MFV controller digital input signal, Backup CPU failure, normally open, fails open
217	MfvDI-CCI2-NCFC-	1.6×10^{-9}	MFV controller digital input signal, Main CPU power failure or in test, normally closed, fails closed
218	MfvDI-CCI2-NCFO-	8.1×10^{-10}	MFV controller digital input signal, Main CPU power failure or in test, normally closed, fails open
219	MfvDI-CCI3-NOFC-	8.1×10^{-10}	MFV controller digital input signal, Main CPU failure, normally open, fails closed
220	MfvDI-CCI3-NOFO-	1.6×10^{-9}	MFV controller digital input signal, Main CPU failure, normally open, fails open
221	MfvDmxAll--LOS--	8.8×10^{-9}	Loss of all demultiplexer signals of the MFV controller
222	MfvDmxDmOutLOS--	1.1×10^{-7}	Loss of a demultiplexer signal, Valve demand to positioners, of the MFV controller
223	MfvDO-CCO0-NCFC-	1.6×10^{-9}	MFV controller digital output signal, A/M status to the Main CPU, normally closed, fails closed
224	MfvDO-CCO0-NCFO-	8.1×10^{-10}	MFV controller digital output signal, A/M status to the Main CPU, normally closed, fails open
225	MfvDO-CCO1-NCFC-	1.6×10^{-9}	MFV controller digital output signal, A/M status to the Backup CPU, normally closed, fails closed
226	MfvDO-CCO1-NCFO-	8.1×10^{-10}	MFV controller digital output signal, A/M status to the Backup CPU, normally closed, fails open

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
227	MfvDO-CCO2-NOFC-	8.1×10^{-10}	MFV controller digital output signal, Backup CPU status to CPUs, normally open, fails closed
228	MfvDO-CCO2-NOFO-	1.6×10^{-9}	MFV controller digital output signal, Backup CPU status to CPUs, normally open, fails open
229	MfvDO-CCO3-NOFC-	8.1×10^{-10}	MFV controller digital output signal, Main CPU status to CPUs, normally open, fails closed
230	MfvDO-CCO3-NOFO-	1.6×10^{-9}	MFV controller digital output signal, Main CPU status to CPUs, normally open, fails open
231	MfvISABus--Loss-	4.6×10^{-7}	Loss of the MFV controller bus
232	MfvMuxAll--LOS--	8.8×10^{-9}	Loss of all signals of the MFV controller multiplexer
233	MfvMuxBkDmdLOS--	1.1×10^{-7}	Loss of a multiplexer signal, Backup CPU valve demand, of the MFV controller
234	MfvMuxMnDmdLOS--	1.1×10^{-7}	Loss of a multiplexer signal, Main CPU valve demand, of the MFV controller
235	MfvPAL----Loss-	1.6×10^{-9}	Loss of the MFV controller PAL
236	MfvRAM----Loss-	3.3×10^{-7}	Loss of the MFV controller RAM
237	MfvSW-----Halt-	5.0×10^{-9}	MFV controller software halt
238	MfvSW-OutptError	5.0×10^{-9}	Output error of the MFV controller software
239	MfvUP-OutptError	2.0×10^{-8}	Output error of the MFV controller microprocessor
240	MfvUP-OutptStop-	1.3×10^{-8}	Microprocessor of the MFV controller stops updating output
241	Mn-AD-All--OORH-	9.6×10^{-11}	All bits of analog/digital converter of the Main CPU stuck at 1s

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
242	Mn-AD-All--OORL-	1.1×10^{-9}	All bits of analog/digital converter of the Main CPU stuck at 0s
243	Mn-AD-All--RndBt	1.2×10^{-9}	Random bit error of analog/digital converter signals of the Main CPU
244	Mn-AdrAna--Loss-	7.0×10^{-8}	Loss of analog address logic of the Main CPU
245	Mn-AdrDig--Loss-	7.0×10^{-8}	Loss of digital address logic of the Main CPU
246	Mn-AI-BfvTkDftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 BFV Tracking, drifts out-of-range-high
247	Mn-AI-BfvTkDftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 BFV Tracking, drifts out-of-range-low
248	Mn-AI-BfvTkOORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 11 BFV Tracking, fails out-of-range-high
249	Mn-AI-BfvTkOORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 11 BFV Tracking, fails out-of-range-low
250	Mn-AI-Flux1DftH-	6.5×10^{-10}	Main CPU analog input signal, Neutron flux #1, drifts out-of-range-high
251	Mn-AI-Flux1DftL-	6.5×10^{-10}	Main CPU analog input signal, Neutron flux #1, drifts out-of-range-low
252	Mn-AI-Flux1OORH-	4.8×10^{-11}	Main CPU analog input signal, Neutron flux #1, fails out-of-range-high
253	Mn-AI-Flux1OORL-	1.1×10^{-9}	Main CPU analog input signal, Neutron flux #1, fails out-of-range-low
254	Mn-AI-Flux2DftH-	6.5×10^{-10}	Main CPU analog input signal, Neutron flux #2, drifts out-of-range-high
255	Mn-AI-Flux2DftL-	6.5×10^{-10}	Main CPU analog input signal, Neutron flux #2, drifts out-of-range-low
256	Mn-AI-Flux2OORH-	4.8×10^{-11}	Main CPU analog input signal, Neutron flux #2, fails out-of-range-high

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
257	Mn-AI-Flux2OORL-	1.1×10^{-9}	Main CPU analog input signal, Neutron flux #2, fails out-of-range-low
258	Mn-AI-FwFI1DftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 feedwater flow #1, drifts out-of-range-high
259	Mn-AI-FwFI1DftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 feedwater flow #1, drifts out-of-range-low
260	Mn-AI-FwFI1OORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 11 feedwater flow #1, fails out-of-range-high
261	Mn-AI-FwFI1OORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 11 feedwater flow #1, fails out-of-range-low
262	Mn-AI-FwFI2DftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 feedwater flow #2, drifts out-of-range-high
263	Mn-AI-FwFI2DftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 feedwater flow #2, drifts out-of-range-low
264	Mn-AI-FwFI2OORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 11 feedwater flow #2, fails out-of-range-high
265	Mn-AI-FwFI2OORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 11 feedwater flow #2, fails out-of-range-low
266	Mn-AI-FwpTkDftH-	6.5×10^{-10}	Main CPU analog input signal, FWP A tracking, drifts out-of-range-high
267	Mn-AI-FwpTkDftL-	6.5×10^{-10}	Main CPU analog input signal, FWP A tracking, drifts out-of-range-low
268	Mn-AI-FwpTkOORH-	4.8×10^{-11}	Main CPU analog input signal, FWP A tracking, fails out-of-range-high
269	Mn-AI-FwpTkOORL-	1.1×10^{-9}	Main CPU analog input signal, FWP A tracking, fails out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
270	Mn-AI-Lvdt1DftH-	6.5×10^{-10}	Main CPU analog input signal, MFRV LVDT #1of the Main CPU, drifts out-of-range-high
271	Mn-AI-Lvdt1DftL-	6.5×10^{-10}	Main CPU analog input signal, MFRV LVDT #1of the Main CPU, drifts out-of-range-low
272	Mn-AI-Lvdt1OORH-	4.8×10^{-11}	Main CPU analog input signal, MFRV LVDT #1of the Main CPU, fails out-of-range-high
273	Mn-AI-Lvdt1OORL-	1.1×10^{-9}	Main CPU analog input signal, MFRV LVDT #1of the Main CPU, fails out-of-range-low
274	Mn-AI-Lvdt2DftH-	6.5×10^{-10}	Main CPU analog input signal, MFRV LVDT #2of the Main CPU, drifts out-of-range-high
275	Mn-AI-Lvdt2DftL-	6.5×10^{-10}	Main CPU analog input signal, MFRV LVDT #2of the Main CPU, drifts out-of-range-low
276	Mn-AI-Lvdt2OORH-	4.8×10^{-11}	Main CPU analog input signal, MFRV LVDT #2of the Main CPU, fails out-of-range-high
277	Mn-AI-Lvdt2OORL-	1.1×10^{-9}	Main CPU analog input signal, MFRV LVDT #2of the Main CPU, fails out-of-range-low
278	Mn-AI-Lvl1-DftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 level #1, drifts out-of-range-high
279	Mn-AI-Lvl1-DftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 Level #1, drifts out-of-range-low
280	Mn-AI-Lvl1-OORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 11 level #1, fails out-of-range-high
281	Mn-AI-Lvl1-OORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 11 level #1, fails out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
282	Mn-AI-LvI2-DftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 level #2, drifts out-of-range-high
283	Mn-AI-LvI2-DftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 level #2, drifts out-of-range-low
284	Mn-AI-LvI2-OORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 11 level #2, fails out-of-range-high
285	Mn-AI-LvI2-OORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 11 level #2, fails out-of-range-low
286	Mn-AI-MfvTkDftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 MFV tracking, drifts out-of-range-high
287	Mn-AI-MfvTkDftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 MFV tracking, drifts out-of-range-low
288	Mn-AI-MfvTkOORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 11 MFV tracking, fails out-of-range-high
289	Mn-AI-MfvTkOORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 11 MFV tracking, fails out-of-range-low
290	Mn-AI-OsMfvDftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 12 MFV tracking, drifts out-of-range-high
291	Mn-AI-OsMfvDftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 12 MFV tracking, drifts out-of-range-low
292	Mn-AI-OsMfvOORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 12 MFV tracking, fails out-of-range-high
293	Mn-AI-OsMfvOORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 12 MFV tracking, fails out-of-range-low
294	Mn-AI-PBiasOORH-	1.9×10^{-9}	Main CPU analog input signal, FWP A bias, fails out-of-range-high
295	Mn-AI-PBiasOORL-	1.9×10^{-9}	Main CPU analog input signal, FWP A bias, fails out-of-range-low
296	Mn-AI-StFl1DftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 main steam flow, drifts out-of-range-high

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
297	Mn-AI-StFl1DftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 11 main steam flow, drifts out-of-range-low
298	Mn-AI-StFl1OORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 11 main steam flow, fails out-of-range-high
299	Mn-AI-StFl1OORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 11 main steam flow, fails out-of-range-low
300	Mn-AI-StFl2DftH-	6.5×10^{-10}	Main CPU analog input signal, S/G 12 main steam flow, drifts out-of-range-high
301	Mn-AI-StFl2DftL-	6.5×10^{-10}	Main CPU analog input signal, S/G 12 main steam flow, drifts out-of-range-low
302	Mn-AI-StFl2OORH-	4.8×10^{-11}	Main CPU analog input signal, S/G 12 main steam flow, fails out-of-range-high
303	Mn-AI-StFl2OORL-	1.1×10^{-9}	Main CPU analog input signal, S/G 12 main steam flow, fails out-of-range-low
304	Mn-AO-FwpDmDftH-	6.5×10^{-10}	Main CPU analog output signal, Feedpump A demand, drifts out-of-range-high
305	Mn-AO-FwpDmDftL-	6.5×10^{-10}	Main CPU analog output signal, Feedpump A demand, drifts out-of-range-low
306	Mn-AO-FwpDmOORH-	4.8×10^{-11}	Main CPU analog output signal, Feedpump A demand, fails out-of-range-high
307	Mn-AO-FwpDmOORL-	1.1×10^{-9}	Main CPU analog output signal, Feedpump A demand, fails out-of-range-low
308	Mn-AO-MfvDmDftH-	6.5×10^{-10}	Main CPU analog output signal, Main valve demand, drifts out-of-range-high
309	Mn-AO-MfvDmDftL-	6.5×10^{-10}	Main CPU analog output signal, Main valve demand, drifts out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
310	Mn-AO-MfvDmOORH-	4.8×10^{-11}	Main CPU analog output signal, Main valve demand, fails out-of-range-high
311	Mn-AO-MfvDmOORL-	1.1×10^{-9}	Main CPU analog output signal, Main valve demand, fails out-of-range-low
312	Mn-BIO----Loss-	4.0×10^{-8}	Loss of the Main CPU ROM
313	Mn-BuIn---Loss-	3.9×10^{-7}	Loss of the Main CPU input buffer
314	Mn-BufOut--Loss-	3.9×10^{-7}	Loss of the Main CPU output buffer
315	Mn-DA-All--DftH-	6.5×10^{-10}	All signals of digital/analog converter of the Main CPU drift out-of-range-high
316	Mn-DA-All--DftL-	6.5×10^{-10}	All signals of digital/analog converter of the Main CPU drift out-of-range-low
317	Mn-DA-All--OORH-	4.8×10^{-11}	All signals of digital/analog converter of the Main CPU fail out-of-range-high
318	Mn-DA-All--OORL-	1.1×10^{-9}	All signals of digital/analog converter of the Main CPU fail out-of-range-low
319	Mn-DI-BfvAmNCFC-	1.6×10^{-9}	Main CPU digital input signal, BFV controller A/M (automatic/manual) status, normally closed, fails closed
320	Mn-DI-BfvAmNCFO-	8.1×10^{-10}	Main CPU digital input signal, BFV controller A/M (automatic/manual) status, normally closed, fails open
321	Mn-DI-BkFI-NOFC-	8.1×10^{-10}	Main CPU digital input signal, Backup CPU failed status, normally open, fails closed
322	Mn-DI-BkFI-NOFO-	1.6×10^{-9}	Main CPU digital input signal, Backup CPU failed status, normally open, fails open
323	Mn-DI-CpuldNCFO-	8.1×10^{-10}	Main CPU digital input signal, Main/Backup CPU identification, normally closed, fails open

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
324	Mn-DI-FI1ByNOFC-	8.1×10^{-10}	Main CPU digital input signal, Neutron flux #1 bypass, normally open, fails closed
325	Mn-DI-FI2ByNOFC-	8.1×10^{-10}	Main CPU digital input signal, Neutron flux #2 bypass, normally open, fails closed
326	Mn-DI-FwpAmNCFC-	1.6×10^{-9}	Main CPU digital input signal, FWP controller A/M (automatic/manual) status, normally closed, fails closed
327	Mn-DI-FwpAmNCFO-	8.1×10^{-10}	Main CPU digital input signal, FWP controller A/M (automatic/manual) status, normally closed, fails open
328	Mn-DI-LvValNOFC-	8.1×10^{-10}	Main CPU digital input signal, Both level signals valid in the other CPU, normally open, fails closed
329	Mn-DI-LvValNOFO-	1.6×10^{-9}	Main CPU digital input signal, Both level signals valid in the other CPU, normally open, fails open
330	Mn-DI-MfvAmNCFC-	1.6×10^{-9}	Main CPU digital input signal, MFV controller A/M (automatic/manual) status, normally closed, fails closed
331	Mn-DI-MfvAmNCFO-	8.1×10^{-10}	Main CPU digital input signal, MFV controller A/M (automatic/manual) status, normally closed, fails open
332	Mn-DI-MnFI-NOFC-	8.1×10^{-10}	Main CPU digital input signal, Main CPU failed, normally open, fails closed
333	Mn-DI-MnFI-NOFO-	1.6×10^{-9}	Main CPU digital input signal, Main CPU failed, normally open, fails open
334	Mn-DI-NoFI-NCFC-	1.6×10^{-9}	Main CPU digital input signal, No failures in the other CPU, normally closed, fails closed
335	Mn-DI-NoFI-NCFO-	8.1×10^{-10}	Main CPU digital input signal, No failures in the other CPU, normally closed, fails open

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
336	Mn-DI-RxTrpNOFC-	8.1×10^{-10}	Main CPU digital input signal, Reactor trip, normally open, fails closed
337	Mn-DI-TrTrpNOFC-	8.1×10^{-10}	Main CPU digital input signal, Turbine trip, normally open, fails closed
338	Mn-DmxAll--LOS--	8.8×10^{-9}	Loss of all signals of the Main CPU demultiplexer
339	Mn-DmxFwpDmLOS--	1.1×10^{-7}	Loss of a demultiplexer signal, Feedpump A demand, of the Main CPU
340	Mn-DmxMfvDmLOS--	1.1×10^{-7}	Loss of a demultiplexer signal, Main valve demand, of the Main CPU
341	Mn-DO-CpuFINCFC-	1.6×10^{-9}	Main CPU digital output signal, Power failure or the CPU not controlling, normally closed, fails closed
342	Mn-DO-CpuFINCFO-	1.1×10^{-5}	Main CPU digital output signal, Power failure or the CPU not controlling, normally closed, fails open
343	Mn-DO-LvlGdNOFC-	8.1×10^{-10}	Main CPU digital output signal, Both level signals valid, normally open, fails closed
344	Mn-DO-LvlGdNOFO-	1.6×10^{-9}	Main CPU digital output signal, Both level signals valid, normally open, fails open
345	Mn-DO-NoFl-NCFC-	1.6×10^{-9}	Main CPU digital output signal, No failures in the other CPU, normally closed, fails closed
346	Mn-DO-NoFl-NCFO-	8.1×10^{-10}	Main CPU digital output signal, No failures in the other CPU, normally closed, fails open
347	Mn-DO-Wdt--AsIs-	1.6×10^{-9}	Main CPU digital output signal, toggling signal to the WDT, fails as is
348	Mn-FlsDisk-Loss-	3.3×10^{-7}	Loss of the Main CPU Flask disk
349	Mn-ISABus--Loss-	4.6×10^{-7}	Loss of the Main CPU ISA bus

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
350	Mn-MuxAll--LOS--	8.8×10^{-9}	Loss of all signals of the Main CPU multiplexer
351	Mn-MuxBfvTkLOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 BFV tracking, of the Main CPU
352	Mn-MuxFlux1LOS--	1.1×10^{-7}	Loss of a multiplexer signal, Neutron flux #1, of the Main CPU
353	Mn-MuxFlux2LOS--	1.1×10^{-7}	Loss of a multiplexer signal, Neutron flux #2, of the Main CPU
354	Mn-MuxFwFI1LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 feedwater flow #1, of the Main CPU
355	Mn-MuxFwFI2LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 feedwater flow #2, of the Main CPU
356	Mn-MuxFwpTkLOS--	1.1×10^{-7}	Loss of a multiplexer signal, FWP A tracking, of the Main CPU
357	Mn-MuxLvdt1LOS--	1.1×10^{-7}	Loss of a multiplexer signal, MFRV LVDT #1, of the Main CPU
358	Mn-MuxLvdt2LOS--	1.1×10^{-7}	Loss of a multiplexer signal, MFRV LVDT #2, of the Main CPU
359	Mn-MuxLvl1-LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 level #1, of the Main CPU
360	Mn-MuxLvl2-LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 level #2, of the Main CPU
361	Mn-MuxMfvTkLOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 MFV tracking, of the Main CPU
362	Mn-MuxOsMfvLOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 12 MFV tracking, of the Main CPU
363	Mn-MuxPBiasLOS--	1.1×10^{-7}	Loss of a multiplexer signal, FWP A bias, of the Main CPU
364	Mn-MuxStFI1LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 11 main steam flow, of the Main CPU

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
365	Mn-MuxStFl2LOS--	1.1×10^{-7}	Loss of a multiplexer signal, S/G 12 main steam flow, of the Main CPU
366	Mn-RAM-----Loss-	3.3×10^{-7}	Loss of the Main CPU RAM
367	Mn-SW-----Halt-	5.0×10^{-9}	Software of the Main CPU halts
368	Mn-SW-OutptError	5.0×10^{-9}	Output error of the Main CPU software
369	Mn-UP-OutptError	2.0×10^{-8}	Main CPU microprocessor output error
370	Mn-UP-OutptStop-	1.3×10^{-8}	Main CPU microprocessor stops updating output
371	Sns---Flux1OORH-	2.0×10^{-6}	Sensor signal, Neutron flux #1, fails out-of-range-high
372	Sns---Flux1OORL-	3.0×10^{-6}	Sensor signal, Neutron flux #1, fails out-of-range-low
373	Sns---Flux2OORH-	2.0×10^{-6}	Sensor signal, Neutron flux #2, fails out-of-range-high
374	Sns---Flux2OORL-	3.0×10^{-6}	Sensor signal, Neutron flux #2, fails out-of-range-low
375	Sns---FwFl1OORH-	9.5×10^{-7}	Sensor signal, S/G 11 feedwater flow #1, fails out-of-range-high
376	Sns---FwFl1OORL-	2.1×10^{-6}	Sensor signal, S/G 11 feedwater flow #1, fails out-of-range-low
377	Sns---FwFl2OORH-	9.5×10^{-7}	Sensor signal, S/G 11 feedwater flow #2, fails out-of-range-high
378	Sns---FwFl2OORL-	2.1×10^{-6}	Sensor signal, S/G 11 feedwater flow #2, fails out-of-range-low
379	Sns---Lvl1-OORH-	2.1×10^{-7}	Sensor signal, S/G 11 level #1, fails out-of-range-high
380	Sns---Lvl1-OORL-	2.9×10^{-7}	Sensor signal, S/G 11 level #1, fails out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
381	Sns---Lvl2-OORH-	2.1×10^{-7}	Sensor signal, S/G 11 level #2, fails out-of-range-high
382	Sns---Lvl2-OORL-	2.9×10^{-7}	Sensor signal, S/G 11 level #2, fails out-of-range-low
383	Sns---StFl1OORH-	9.5×10^{-7}	Sensor signal, S/G 11 main steam flow, fails out-of-range-high
384	Sns---StFl1OORL-	2.1×10^{-6}	Sensor signal, S/G 11 main steam flow, fails out-of-range-low
385	Sns---StFl2OORH-	9.5×10^{-7}	Sensor signal, S/G 12 main steam flow, fails out-of-range-high
386	Sns---StFl2OORL-	2.1×10^{-6}	Sensor signal, S/G 12 main steam flow, fails out-of-range-low
387	Xmt---Flux1OORH-	1.5×10^{-6}	Neutron flux #1 of the transmitter, fails out-of-range-high
388	Xmt---Flux1OORL-	1.5×10^{-6}	Neutron flux #1 of the transmitter, fails out-of-range-low
389	Xmt---Flux2OORH-	1.5×10^{-6}	Neutron flux #2 of the transmitter, fails out-of-range-high
390	Xmt---Flux2OORL-	1.5×10^{-6}	Neutron flux #2 of the transmitter, fails out-of-range-low
391	Xmt---FwFl1OORH-	1.4×10^{-6}	S/G 11 feedwater flow #1 of the transmitter fails out-of-range-high
392	Xmt---FwFl1OORL-	1.7×10^{-6}	S/G 11 feedwater flow #1 of the transmitter fails out-of-range-low
393	Xmt---FwFl2OORH-	1.4×10^{-6}	S/G 11 feedwater flow #2 of the transmitter fails out-of-range-high
394	Xmt---FwFl2OORL-	1.7×10^{-6}	S/G 11 feedwater flow #2 of the transmitter fails out-of-range-low
395	Xmt---Lvl1-OORH-	6.0×10^{-7}	S/G 11 level #1 of the transmitter fails out-of-range-high

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
396	Xmt---Lvl1-OORL-	2.4×10^{-6}	S/G 11 level #1 of the transmitter fails out-of-range-low
397	Xmt---Lvl2-OORH-	6.0×10^{-7}	S/G 11 level #2 of the transmitter fails out-of-range-high
398	Xmt---Lvl2-OORL-	2.4×10^{-6}	S/G 11 level #2 of the transmitter fails out-of-range-low
399	Xmt---StFl1OORH-	1.4×10^{-6}	S/G 11 main steam flow of the transmitter fails out-of-range-high
400	Xmt---StFl1OORL-	1.7×10^{-6}	S/G 11 main steam flow of the transmitter fails out-of-range-low
401	Xmt---StFl2OORH-	1.4×10^{-6}	S/G 12 main steam flow of the transmitter fails out-of-range-high
402	Xmt---StFl2OORL-	1.7×10^{-6}	S/G 12 main steam flow of the transmitter fails out-of-range-low
403	CCSCCSFlux-OORH-	1.0×10^{-7}	Common cause failure of flux sensors, fails out-of-range-high
404	CCSCCSFlux-OORL-	1.5×10^{-7}	Common cause failure of flux sensors, fails out-of-range-low
405	CCSCCSFwFl-OORH-	4.7×10^{-8}	Common cause failure of feedwater flow sensors, fails out-of-range-high
406	CCSCCSFwFl-OORL-	1.0×10^{-7}	Common cause failure of feedwater flow sensors, fails out-of-range-low
407	CCSCCSLvl--OORH-	1.1×10^{-8}	Common cause failure of level sensors, fails out-of-range-high
408	CCSCCSLvl--OORL-	1.4×10^{-8}	Common cause failure of level sensors, fails out-of-range-low
409	CCSCCSSStFl-OORH-	4.7×10^{-8}	Common cause failure of steam flow sensors, fails out-of-range-high
410	CCSCCSSStFl-OORL-	1.0×10^{-7}	Common cause failure of steam flow sensors, fails out-of-range-low

Table B-1 List of individual failure modes and their associated failure rates (cont'd).

Number	Basic Events	Failure Rates (per hour)	Descriptions
411	CCXCCXFlux-OORH-	7.5×10^{-8}	Common cause failure of flux transmitters, fails out-of-range-high
412	CCXCCXFlux-OORL-	7.5×10^{-8}	Common cause failure of flux transmitters, fails out-of-range-low
413	CCXCCXFwFI-OORH-	6.8×10^{-8}	Common cause failure of feedwater flow transmitters, fails out-of-range-high
414	CCXCCXFwFI-OORL-	8.3×10^{-8}	Common cause failure of feedwater flow transmitters, fails out-of-range-low
415	CCXCCXLvl--OORH-	3.0×10^{-8}	Common cause failure of level transmitters, fails out-of-range-high
416	CCXCCXLvl--OORL-	1.2×10^{-7}	Common cause failure of level transmitters, fails out-of-range-low
417	CCXCCXStFI-OORH-	6.8×10^{-8}	Common cause failure of steam flow transmitters, fails out-of-range-high
418	CCXCCXStFI-OORL-	8.3×10^{-8}	Common cause failure of steam flow transmitters, fails out-of-range-low
419	CCFCCFCPU--Fail-	7.3×10^{-7}	Common cause failure of CPUs
420	CCFCCFCTR--Fail-	1.4×10^{-7}	Common cause failure of controllers
421	CCFCTR_Pwr--Fail-	5.3×10^{-7}	Common cause failure of controller power supplies

APPENDIX C

QUANTIFICATION OF MARKOV MODEL

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
C.1 Reliability Calculation for a System with Two Independent Components Without Considering the Order of Failures	C-1
C.1.1 Independent Components with a Single Failure Mode	C-1
C.1.2 Independent Components with Two Failure Modes	C-5
C.2 Reliability Calculation for a System Considering the Order of Component Failures	C-8
C.2.1 Markov Models for Individual Components of a System	C-8
C.2.2 Markov Model of a System in Terms of Component Failure Modes Considering the Order of Failures	C-8
C.2.3 Analytical Solutions of Arbitrary System States	C-9
C.2.4 Time Domain Solutions of System States	C-15
C.2.5 A Numerical Example of a Four Component System.....	C-16
C.3 References.....	C-18

LIST OF FIGURES

<u>Figure</u>		<u>Page</u>
C-1	Markov model and states evolution of a two-component system.....	C-2
C-2	Fault tree representation of a system failure with two independent components....	C-3
C-3	An alternative Markov model.....	C-3
C-4	Markov model of two independent components: one failure mode in each component	C-4
C-5	Markov models of Components A and B: two failure modes in each component ...	C-5
C-6	Markov model of the overall system by considering combinations of individual component states	C-6
C-7	Individual Markov models for M independent components	C-9
C-8	Markov model of a system with M components	C-10
C-9	Transitions between intermediate states S and R.....	C-13
C-10	Markov model of a system with k components where each component has one failure mode.....	C-16
C-11	Markov model of a system with four independent components	C-17

APPENDIX C

QUANTIFICATION OF MARKOV MODEL

Analytical Markov model quantification of failure sequences that represent the system states is discussed here. In constructing the Markov model of the system, two important assumptions were made and discussed below (the same discussions can be found in Section 3.3.1).

The first assumption is that failures of different components of a module or a system are independent of each other, regardless of how they are physically wired together. This assumption is made due to the lack of detailed relevant design information. It is recognized in NUREG/CR-6962 that determining the effects of component failure modes in a real digital system could be much more complex than what the current study assumes. For example, the detailed connection of a digital output to a few digital inputs determines if failure of one input would affect other inputs, which suggests that cascading component failures may occur. On the other hand, built-in mechanisms that may detect and isolate the cascading faults can also be designed, and included in evaluation of FMEAs as needed. The independence assumption is introduced because, otherwise, detailed analyses of the designs at the circuit level, which are unavailable in this study, must be performed for individual components to determine how a specific failure of a component affects the connected components.

The second assumption is that a component will fail only once in a given failure sequence, i.e., after one failure mode of the component has occurred, other modes cannot occur for the same component. Typically, a component can have more than one failure mode with different effects that must be modeled differently. However, this assumption is believed to hold for most of the digital components, because available information on digital component failures seems to suggest so, i.e., the hardware failure databases reviewed in NUREG/CR-6962 did not provide any indication that additional failures may occur to a component subsequent to its initial failure. It would be unrealistic to assume that a component can always fail more than once. It may be possible that a certain component fails to an intermediate failure mode before it reaches one of the other failure modes. If recognized, such a sequence of failures can still be analyzed and modeled using the approach of this study as discussed in Section 4.2.7 of this report.

C.1 RELIABILITY CALCULATION FOR A SYSTEM WITH TWO INDEPENDENT COMPONENTS WITHOUT CONSIDERING THE ORDER OF FAILURES

C.1.1 Independent Components with a Single Failure Mode

For a system with two redundant components; namely, Component *A* and Component *B*, a system failure is assumed to occur only if both are failed. It is also assumed that both components are running simultaneously when the system is operating.

A Markov model can be used to represent the transitions of system states. The initial state of the system is that both Components *A* and *B* are normally operating (indicated by *A* and *B*, respectively), which is denoted in Figure C-1 by a system state *AB* (a system state is a combination of states of individual components). We assume that each component has only one failure mode (in this study, failure mode of a component is also called the state of the component), i.e., failure of a component. The failures of Components *A* and *B* are represented,

respectively, by \overline{A} and \overline{B} . We note that repair is not considered in this study, i.e., the system's failure state is an absorbing state.

It is customary to represent system states using combinations of the states (i.e., failure modes) of system components; similarly, it is natural to use the state transition diagram, shown in Figure C-1, in constructing a Markov model of the system. The system's failure state is represented as \overline{AB} according to the definition of the system's failure. Figure C-1 depicts the evolution of system states and associated transition parameters, indicating the possible pathways that lead to a system failure, i.e., failure of Component A followed by that of Component B , and failure of Component B followed by that of Component A .




Figure C-1 Markov model and states evolution of a two-component system

T_A and T_B in Figure C-1, respectively, represent a mean time to failures of Components A and B . Effectively, the corresponding transition failure rates are λ_A and λ_B , where $\lambda_A = \frac{1}{T_A}$ and $\lambda_B = \frac{1}{T_B}$, respectively. By representing states AB , \overline{AB} , $A\overline{B}$, and $\overline{A}\overline{B}$ as P_0, P_1, P_2, P_3 , the Markov model in Figure C-1 is characterized by a set of differential equations:

$$\frac{dP_0}{dt} = -(\lambda_A + \lambda_B)P_0$$

$$\frac{dP_1}{dt} = \lambda_A P_0 - \lambda_B P_1$$

$$\frac{dP_2}{dt} = \lambda_B P_0 - \lambda_A P_2$$

$$\frac{dP_3}{dt} = \lambda_B P_1 + \lambda_A P_2$$

The probability of system failure can be calculated as

$$P_{AB} = P_0 = e^{-(\lambda_A + \lambda_B)t}$$

$$P_{\overline{AB}} = P_1 = -e^{-(\lambda_A + \lambda_B)t} + e^{-\lambda_B t}$$

$$P_{A\overline{B}} = P_2 = -e^{-(\lambda_A + \lambda_B)t} + e^{-\lambda_A t}$$

$$P_{\overline{AB}} = P_3 = 1 + e^{-(\lambda_A + \lambda_B)t} - e^{-\lambda_A t} - e^{-\lambda_B t} \quad (C-1)$$

On the other hand, the fault tree shown in Figure C-2 also can represent system failure.




Figure C-2 Fault tree representation of a system failure with two independent components

The system failure probability can be analytically calculated as

$$\begin{aligned} P_{\overline{AB}} &= P_{\overline{A}} P_{\overline{B}} = (1 - e^{-\lambda_A t})(1 - e^{-\lambda_B t}) \\ &= 1 + e^{-(\lambda_A + \lambda_B)t} - e^{-\lambda_A t} - e^{-\lambda_B t} \end{aligned} \quad (C-2)$$

i.e., the same as the probability of system failure probability calculated with the Markov model, as shown in Equation (C-1). It is noted that the same system configuration and parameters are used, and the same assumption made, i.e., Component *A* and Component *B* are parallel and independent.

Figure C-3 offers an alternative Markov model that can represent the failure of the same system. The rationale underlying it is that from the initial state P_0 of the system, i.e., both components are normally operating and any one of them may fail. This implies that transition rate from state P_0 to state P' (representing a state wherein one of the components fails) is 2λ (assuming $\lambda_A = \lambda_B = \lambda$) because failure of either of the two components will cause the transition to occur. The transition rate from P' to the system failure state P_1 is λ because the transition requires failure of the component that still is normally running.




Figure C-3 An alternative Markov model

The Markov model shown in Figure C-3 is characterized in a set of different equations:


$$\begin{aligned}\frac{dP_0}{dt} &= -2\lambda P_0 \\ \frac{dP'}{dt} &= 2\lambda P_0 - \lambda P' \\ \frac{dP_1}{dt} &= \lambda P' - \lambda P_1\end{aligned}$$

The solutions are

$$\begin{aligned}P_0 &= e^{-2\lambda t} \\ P' &= -2e^{-2\lambda t} + 2e^{-\lambda t} \\ P_1 &= 1 + e^{-2\lambda t} - 2e^{-\lambda t}\end{aligned}\tag{C-3}$$

which indicate that the Markov model in Figure C-3 is equivalent to that in Figure C-1 for $\lambda_A = \lambda_B = \lambda$.

On the other hand, the Markov model of each independent component can be studied first to represent the system's failure. Since each component has only one failure mode (or a state), the Markov model for each component is very simple (Figure C-4).



**Figure C-4 Markov model of two independent components:
one failure mode in each component**

The failure probabilities of Components A and B are $P_{\bar{A}} = 1 - e^{-\lambda_A t}$ and $P_{\bar{B}} = 1 - e^{-\lambda_B t}$, respectively. The system failure probability $P_{\bar{A}\bar{B}}$ is


$$P_{\bar{A}\bar{B}} = P_{\bar{A}} P_{\bar{B}} = (1 - e^{-\lambda_B t})(1 - e^{-\lambda_B t})\tag{C-4}$$

That generates the same results as those in Equations (C-1) and (C-2), and in (C-3) for $\lambda_A = \lambda_B = \lambda$. Accordingly, the fault tree and Markov model are the same provides that each component has only one failure mode.

In a real system, a component often may have several failure modes and not all will fail the component completely. In other words, the component may still function properly despite some failure modes, namely latent failures. While both components can operate normally with a latent failure in each of them, a combination of two latent failures of the two components may fail the system.

C.1.2 Independent Components with Two Failure Modes

Figure C-5 shows Markov models of two independent components with transition parameters to different failure modes. Each of Components *A* and *B* has two failure modes, namely A_1 , A_2 , B_1 , and B_2 ; again, it is assumed that there is no repair.



**Figure C-5 Markov models of components A and B:
two failure modes in each component**

By separately solving independent Markov models for the two components in Figure C-5, we obtain

$$\begin{aligned}
 P_A &= e^{-(\lambda_{A_1} + \lambda_{A_2})t} \\
 P_{A_1} &= \frac{\lambda_{A_1}}{\lambda_{A_1} + \lambda_{A_2}} (1 - e^{-(\lambda_{A_1} + \lambda_{A_2})t}) = \frac{\lambda_{A_1}}{\lambda_A} (1 - e^{-\lambda_A t}) \\
 P_{A_2} &= \frac{\lambda_{A_2}}{\lambda_{A_1} + \lambda_{A_2}} (1 - e^{-(\lambda_{A_1} + \lambda_{A_2})t}) = \frac{\lambda_{A_2}}{\lambda_A} (1 - e^{-\lambda_A t}) \\
 P_B &= e^{-(\lambda_{B_1} + \lambda_{B_2})t} \\
 P_{B_1} &= \frac{\lambda_{B_1}}{\lambda_{B_1} + \lambda_{B_2}} (1 - e^{-(\lambda_{B_1} + \lambda_{B_2})t}) = \frac{\lambda_{B_1}}{\lambda_B} (1 - e^{-\lambda_B t}) \\
 P_{B_2} &= \frac{\lambda_{B_2}}{\lambda_{B_1} + \lambda_{B_2}} (1 - e^{-(\lambda_{B_1} + \lambda_{B_2})t}) = \frac{\lambda_{B_2}}{\lambda_B} (1 - e^{-\lambda_B t})
 \end{aligned} \tag{C-5}$$

where $\lambda_A = \lambda_{A_1} + \lambda_{A_2}$, $\lambda_B = \lambda_{B_1} + \lambda_{B_2}$.

A Markov state-transition diagram can be developed of the overall system consisting of the two components, as illustrated in Figure C-6. It is assumed that the order of failures does not affect the outcomes, e.g., a failure sequence A_1B_1 (A fails first and B next) has the same outcome as the reverse failure sequence B_1A_1 (B fails first and A next).




Figure C-6 Markov model of the overall system by considering combinations of individual component states

By defining

$P_{AB} = P_0$, $P_{A_1B} = P_1$, $P_{A_2B} = P_2$, $P_{AB_1} = P_3$, $P_{AB_2} = P_4$, $P_{A_1B_1} = P_5$, $P_{A_1B_2} = P_6$, $P_{A_2B_1} = P_7$, $P_{A_2B_2} = P_8$, and $\lambda = \lambda_A + \lambda_B$, we have:

$$\begin{aligned}\frac{dP_0}{dt} &= -\lambda P_0 \\ \frac{dP_1}{dt} &= \lambda_{A_1} P_0 - \lambda_B P_1 \\ \frac{dP_2}{dt} &= \lambda_{A_2} P_0 - \lambda_B P_2 \\ \frac{dP_3}{dt} &= \lambda_{B_1} P_0 - \lambda_A P_3 \\ \frac{dP_4}{dt} &= \lambda_{B_2} P_0 - \lambda_A P_4\end{aligned}$$

$$\frac{dP_5}{dt} = \lambda_{B_1} P_1 + \lambda_{A_1} P_3$$

$$\frac{dP_6}{dt} = \lambda_{B_2} P_1 + \lambda_{A_1} P_4$$

$$\frac{dP_7}{dt} = \lambda_{B_1} P_2 + \lambda_{A_2} P_3$$

$$\frac{dP_8}{dt} = \lambda_{B_2} P_2 + \lambda_{A_2} P_4$$

The solutions are

$$P_0 = e^{-\lambda t}$$

$$P_1 = -\frac{\lambda_{A_1}}{\lambda_A} (e^{-\lambda t} - e^{-\lambda_B t})$$

$$P_2 = -\frac{\lambda_{A_2}}{\lambda_A} (e^{-\lambda t} - e^{-\lambda_B t})$$

$$P_3 = -\frac{\lambda_{B_1}}{\lambda_B} (e^{-\lambda t} - e^{-\lambda_A t})$$

$$P_4 = -\frac{\lambda_{B_2}}{\lambda_B} (e^{-\lambda t} - e^{-\lambda_A t})$$

$$P_5 = \frac{\lambda_{A_1} \lambda_{B_1}}{\lambda_A \lambda_B} (1 + e^{-\lambda t} - e^{-\lambda_A t} - e^{-\lambda_B t})$$

$$P_6 = \frac{\lambda_{A_1} \lambda_{B_2}}{\lambda_A \lambda_B} (1 + e^{-\lambda t} - e^{-\lambda_A t} - e^{-\lambda_B t})$$

$$P_7 = \frac{\lambda_{A_2} \lambda_{B_1}}{\lambda_A \lambda_B} (1 + e^{-\lambda t} - e^{-\lambda_A t} - e^{-\lambda_B t})$$

$$P_8 = \frac{\lambda_{A_2} \lambda_{B_2}}{\lambda_A \lambda_B} (1 + e^{-\lambda t} - e^{-\lambda_A t} - e^{-\lambda_B t})$$

It easily can be verified that

$$P_5 = P_{A_1 B_1} = \frac{\lambda_{A_1} \lambda_{B_1}}{\lambda_A \lambda_B} (1 + e^{-\lambda t} - e^{-\lambda_A t} - e^{-\lambda_B t}) \quad (C-6)$$

which is the same as the product of P_{A_1} and P_{B_1} calculated in Equation (C-5).

However, here a conventional fault-tree representation of the system's failure does not produce the same results as using the Markov model, as discussed above. For the given failure parameters of states A_1 and B_1 ,

$$\begin{aligned}
 P_{A_1} &= 1 - e^{-\lambda_{A_1} t} \\
 P_{B_1} &= 1 - e^{-\lambda_{B_1} t} \\
 P_{A_1} P_{B_1} &= (1 - e^{-\lambda_{A_1} t})(1 - e^{-\lambda_{B_1} t})
 \end{aligned} \tag{C-7}$$

Undoubtedly, the result from Equation (C-7) differs from that from Equation (C-6); the result calculated via Markov model is smaller than using the fault tree because the Markov model of each component automatically accounts for competition between two failure modes of the component, while the fault tree treats the two failure modes independently. This demonstrates the advantage using the former over the latter.

C.2 RELIABILITY CALCULATION FOR A SYSTEM CONSIDERING THE ORDER OF COMPONENT FAILURES

C.2.1 Markov Models for Individual Components of a System

In the preceding discussion about the Markov approach, it was assumed that the order of components failures does not affect the system's status, e.g., the system will be failed no matter which failure occurs first, and so the probabilities of end states can be calculated by multiplying probabilities of individual component failures. This might not be always true, and the model must be modified to accommodate this difference.

In contrast to the previous section, if we consider that the order of failures, e.g., failure sequences $A_1 B_1$ (B fails after A does) and $B_1 A_1$ (A fails after B does) have different meanings because they may produce different results, we cannot use P_{A_1} and P_{B_1} to calculate $P_{A_1 B_1}$ and $P_{B_1 A_1}$ directly. It also is easy to verify that $P_{A_1 B_1}$ does not equal $P_{B_1 A_1}$. Hence, a different Markov model from that in Figure C-6 is required.

The following study considers a generic situation. It is assumed that there are M components and each component has $N_i, i \in [1, M]$ failure modes (states), which can be represented as $C_{(i,j)}, i \in [1, M], j \in [0, N_i]$. We note that $C_{(i,0)}, i \in [1, M]$ indicates the component's normal state, i.e., there is no failure with Component i . The independence of these components and their failures also is assumed. Figure C-7 illustrates this approach that is similar to the Markov models for two components (Figure C-6).

C.2.2 Markov Model of a System in Terms of Component Failure Modes Considering the Order of Failures

The system states thus can be represented by combinations of states of individual components. The Markov model we are interested in is that the system starts from a state wherein there is no component failure, i.e., the initial system state is $C_{(1,0)} C_{(2,0)} \dots C_{(M,0)}$, and the transitions to other states that contain them are characterized by the Markov model shown in Figure C-8. Each additional failure generates a new system state. In using this model, the order of failures should be followed strictly to generate failure sequences otherwise different results may be produced.




Figure C-7 Individual Markov models for \$M\$ independent components

Figure C-8 shows that in Layer 1, there is no component failure, one failure in Layer 2, ..., and \$M\$ failures in Layer \$(M+1)\$. A fully expanded Markov model of the system consists of all possible combinations of component failures in all possible order of failures, as indicated in Figure C-8. Understanding the notations of system states in Figure C-8 is very important, wherein components with failures always appear before those without failures, and the failures that appear first are the ones that occur earlier, e.g., there are two failures in the system state \$C_{(i,j)}C_{(2,1)}C_{(1,0)}C_{(3,0)}\dots C_{(i-1,0)}C_{(i+1,0)}\dots C_{(M-1,0)}\$ with the order of the failure mode \$j\$ of Component \$i\$ followed by the failure mode 1 of Component 2. There is no failure in other components of this system state.

C.2.3 Analytical Solutions of Arbitrary System States

For the fully expanded Markov model shown in Figure C-8, an analytical solution exists for each of the system states. The Laplace transform of the probability of being in any system state shown in Figure C-8 is proved in this section. Solving a set of coupled differential equations directly in the time domain, as done in Section C.1, can be difficult, especially when the number of equations is relatively large. The Laplace transform is a commonly used technique that converts the linear differential equations to algebraic equations in the frequency domain, which can be solved easily. Then, the inverse Laplace transform can be applied to obtain the time domain solution.




Figure C-8 Markov model of a system with M components

For a given system state consisting of a sequence of component failures, $C_{(i_1, j_1)}C_{(i_2, j_2)}\cdots C_{(i_M, j_M)}$, $i_k \in [1, M]$, $j_k \in [0, N_{i_k}]$ with $k = 1, 2, \dots, M$. According to our notation, if $j_k \neq 0$ and $j_{k+1} = \dots = j_M = 0$, then indicating that there are k failures in the system. The Laplace transform of probability of state $C_{(i_1, j_1)}C_{(i_2, j_2)}\cdots C_{(i_M, j_M)}$ with $j_k \neq 0$ and $j_{k+1} = \dots = j_M = 0$ is given as

$$P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}}(s) \Big|_{\substack{j_k \neq 0 \\ j_{k+1}=0 \\ j_M=0}} = \frac{\lambda_{(i_1,j_1)}\lambda_{(i_2,j_2)}\cdots\lambda_{(i_k,j_k)}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})\cdots(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ \vdots \\ u \neq i_k}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})} \quad (C-8)$$

Certainly, if $j_M \neq 0$, i.e., all components of the system are failed in a certain way, then Equation (C-8) becomes

$$P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}}(s) \Big|_{j_M \neq 0} = \frac{\lambda_{(i_1,j_1)}\lambda_{(i_2,j_2)}\cdots\lambda_{(i_M,j_M)}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})\cdots(s + \sum_{v=1}^{N_{i_M}} \lambda_{(i_M,v)})s} \quad (C-9)$$

Furthermore, if the expansion of the Markov model is stopped (in our study this happens when combination of certain failures fail the system) such that the number of failures contained in end states is k , the probability of system state $C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_k,j_k)}C_{(i_{k+1},0)}\cdots C_{(i_M,0)}$ for $j_k \neq 0$ and $j_{k+1} = 0$, which becomes an end state, is given by

$$P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_k,j_k)}C_{(i_{k+1},j_{k+1})}\cdots C_{(i_M,j_M)}} \Big|_{\substack{j_k \neq 0 \\ j_{k+1}=0 \\ j_M=0}} = \frac{\lambda_{(i_1,j_1)}\lambda_{(i_2,j_2)}\cdots\lambda_{(i_k,j_k)}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})\cdots(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ \vdots \\ u \neq i_{k-1}}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})} \quad (C-10)$$

Proof: The induction method proves Equations (C-8) and (C-10). The first step is to show that Equation (C-8) holds for system states with one failure only.

Assuming that a full Markov model of the system was created, as shown in Figure C-8, the initial state of the system is given as $C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}$, which is in Layer 1. The connections between the Layer 1 state and the Layer 2 states indicate all the possible transitions from the initial state to other system states in this figure. It is first assumed that Layer 2 states are not end states (that case is addressed later).

The approach here is to solve the differential equations that characterize transitions between a set of related states. A Layer 2 state $C_{(i,j)}C_{(1,0)}\cdots C_{(M,0)}$ for $j \neq 0$ is arbitrarily selected. Clearly, $C_{(i,j)}C_{(1,0)}\cdots C_{(M,0)}$ is the only precursor of the states $C_{(i,j)}C_{(1,1)}C_{(2,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}$, ..., $C_{(i,j)}C_{(1,N_1)}C_{(2,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}$, ..., $C_{(i,j)}C_{(M,1)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M-1,0)}$, ..., $C_{(i,j)}C_{(M,N_M)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M-1,0)}$, that are located in Layer 3. They are represented by filled circles in Figure C-8, and their transitions denoted by thick lines. Special attention should

be paid to the notations of these states. We write the following differential equations after inspecting Figure C-8:

$$\begin{aligned}\dot{P}_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}} &= -\sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} P_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}} \\ \dot{P}_{C_{(i,j)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}} &= \lambda_{(i,j)} P_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}} - \sum_{\substack{u=1 \\ u \neq i}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} P_{C_{(i,j)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}}\end{aligned}$$

where the second term in the right side of the second equation represents the transitions from the state $C_{(i,j)}C_{(1,0)}\cdots C_{(M,0)}$ to all its associated states in Layer 3.

Considering the initial status of the system, the corresponding Laplace transforms are

$$\begin{aligned}sP_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}}(s) - 1 &= -\sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} P_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}}(s) \\ sP_{C_{(i,j)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}}(s) &= \lambda_{(i,j)} P_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}}(s) - \sum_{\substack{u=1 \\ u \neq i}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} P_{C_{(i,j)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}}(s)\end{aligned}$$

and we have

$$\begin{aligned}P_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}}(s) &= \frac{1}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)} P_{C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}})} \\ P_{C_{(i,j)}C_{(1,0)}\cdots C_{(i-1,0)}C_{(i+1,0)}\cdots C_{(M,0)}}(s) &= \frac{\lambda_{(i,j)}}{(s + \sum_{\substack{u=1 \\ u \neq i}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})}\end{aligned}\tag{C-11}$$

It is easy to verify Equation (C-11) using Equation (C-8) that gives the same results for states $C_{(1,0)}C_{(2,0)}\cdots C_{(M,0)}$ and $C_{(i,j)}C_{(1,0)}\cdots C_{(M,0)}$ for $j \neq 0$ (and $k = 1$ in Equation (C-8)) with no failure and one failure, respectively.

The second step of the induction method is to assume that Equation (C-8) can give the probability of a state with $(k-1)$ failures. If it can be shown that another state with k failures also can be represented with (C-8), then this equation holds for any states of the system.

Starting from a state of $(k-1)$ failures and following the same approach used for evaluating the states in Layers 1 and 2, the state of $(k-1)$ failures is thus in Layer k and defined as to be $S = C_{(i_1, j_1)}C_{(i_2, j_2)}\cdots C_{(i_{k-1}, j_{k-1})}C_{(1,0)}\cdots C_{(i_k, 0)}\cdots C_{(i_M, 0)}$. It is assumed that the probability of the state S is given by Equation (C-8), i.e.,

$$P_S(s) = \frac{\lambda_{(i_1, j_1)} \lambda_{(i_2, j_2)} \cdots \lambda_{(i_{k-1}, j_{k-1})}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u, v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)}) \cdots (s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ \vdots \\ u \neq i_{k-1}}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)})} \quad (\text{C-12})$$

Figure C-9 gives the states in Layer $(k+1)$ that have the same precursor. An arbitrary state $R = C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_{k-1}, j_{k-1})} C_{(i_k, j_k)} C_{(1, 0)} \cdots C_{(i_{k+1}, 0)} \cdots C_{(i_M, 0)}$ with k failures inside the box of Figure C-9. Two cases need to be considered. The first is that state R is not an end state.




Figure C-9 Transitions between intermediate states S and R

In this case, we readily find that R is the only precursor of the following states in Layer($k+2$) that is not shown in Figure C-9:

$$\begin{aligned} & C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_{k-1}, j_{k-1})} C_{(i_k, j_k)} C_{(i_{k+1}, l)} C_{(l, 0)} \cdots C_{(i_M, 0)}, \\ \dots, & C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_{k-1}, j_{k-1})} C_{(i_k, j_k)} C_{(i_{k+1}, N_{i_{k+1}})} C_{(l, 0)} \cdots C_{(i_M, 0)}, \\ \dots, & C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_{k-1}, j_{k-1})} C_{(i_k, j_k)} C_{(i_M, l)} C_{(l, 0)} \cdots C_{(i_{k+1}, 0)} \cdots C_{(i_{M-1}, 0)}, \\ \dots, & C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_{k-1}, j_{k-1})} C_{(i_k, j_k)} C_{(i_M, N_{i_M})} C_{(l, 0)} \cdots C_{(i_{k+1}, 0)} \cdots C_{(i_{M-1}, 0)}. \end{aligned}$$

Therefore, the following equations can be obtained by considering all states that are connected to the state R :

$$\dot{P}_R = \lambda_{(i_k, j_k)} P_S - \sum_{\substack{u=1 \\ u \neq i_1 \\ \vdots \\ u \neq i_k}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)} P_R, \quad (\text{C-13})$$

Substituting P_S given by Equation (C-12) into Equation (C-13) yields

$$\begin{aligned} P_R(s) &= \frac{\lambda_{(i_k, j_k)} P_S}{(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ \vdots \\ u \neq i_k}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)})} \\ &= \frac{\lambda_{(i_1, j_1)} \lambda_{(i_2, j_2)} \cdots \lambda_{(i_{k-1}, j_{k-1})} \lambda_{(i_k, j_k)}}{(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ \vdots \\ u \neq i_{k-1}}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)})(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ \vdots \\ u \neq i_2}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)})(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ \vdots \\ u \neq i_2 \\ \vdots \\ u \neq i_{k-1}}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)})(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ \vdots \\ u \neq i_2 \\ \vdots \\ u \neq i_{k-1}}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)})} \end{aligned}$$

That is exactly the same result generated by using Equation (C-8) to evaluate that state $R = C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_{k-1}, j_{k-1})} C_{(i_k, j_k)} C_{(l, 0)} \cdots C_{(i_{k+1}, 0)} \cdots C_{(i_M, 0)}$.

Based on this discussion, Equation (C-8) is satisfactory for assessing the probabilities of any system states in Figure C-8.

The second case that needs to be considered is that the state R is an end state, i.e., the Markov model is not further expanded for states consisting of more than k failures. Then Equation (C-13) becomes $\dot{P}_R = \lambda_{(i_k, j_k)} P_S$ and using the P_S given by Equation (C-12) again we have

$$P_R(s) = \frac{\lambda_{(i_1, j_1)} \lambda_{(i_2, j_2)} \cdots \lambda_{(i_k, j_k)}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u, v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)}) \cdots (s + \sum_{\substack{u=1 \\ u \neq i_{k-1}}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)}) s}$$

showing that Equation (C-10) also is true. This completes the proof of Equations (C-8) and (C-10) that are used to calculate the probabilities of any states in the Markov model of a system with M independent components, each with different numbers of failure modes.

C.2.4 Time Domain Solutions of System States

The poles of Equations (C-8) and (C-10) always are different. Therefore, corresponding time domain solution of Equation (C-8) can be given in terms of the poles of (C-8). Letting poles

$$p_0 = \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u, v)} \quad \text{and} \quad p_l = \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ \vdots \\ u \neq i_l}}^M \sum_{v=1}^{N_u} \lambda_{(u, v)} \quad \text{for } l = 1, 2, \dots, k, \quad \text{the probability of state}$$

$C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}$ with $j_k \neq 0$ and $j_{k+1} = \cdots = j_M = 0$ is given by

$$P_{C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}}(t) \Bigg|_{\substack{j_k \neq 0 \\ j_{k+1} = 0 \\ \vdots \\ j_M = 0}} = \sum_{l=0}^k [(s + p_l) P_{C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}}(s) \Big|_{s=p_l} e^{-p_l t}] \quad (\text{C-14})$$

One of the simplifications of quantifying the failure sequence via the Markov model is to assume that each failed component has only one failure mode, which presents in the failure sequence. In this sense, this simplification is similar to traditional fault-tree quantification; nevertheless, all failure modes of components that are not failed still are considered in the quantification. The quantification of the cutset $C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}$ with $j_k \neq 0$ and $j_{k+1} = \cdots = j_M = 0$ becomes

$$P_{C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}}(s) \Bigg|_{\substack{j_k \neq 0 \\ j_{k-1} = 0 \\ \vdots \\ j_M = 0}} = \frac{\lambda_{(i_1, j_1)} \lambda_{(i_2, j_2)} \cdots \lambda_{(i_k, j_k)}}{(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(i_k, j_k)} + \sum_{v=1}^k \lambda_{(i_v, j_v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(i_k, j_k)} + \sum_{v=2}^k \lambda_{(i_v, j_v)}) \cdots (s + \sum_{\substack{u=1 \\ u \neq i_1 \\ \vdots \\ u \neq i_k}}^M \sum_{v=1}^{N_u} \lambda_{(i_k, j_k)})} \quad (\text{C-15})$$

The time domain solution of (C-15) then is obtained in a way similar to Equation (C-14).

Another simplification of the failure-sequence evaluation is to consider failed components only by quantifying the Markov model of a system consisting of failed components, wherein each of the failed components has only one failure mode that appears in the failure sequence. That is, for any failure sequence, e.g., $C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}$ with $j_k \neq 0$ and $j_{k+1} = \cdots = j_M = 0$, a corresponding Markov model can be created, as shown in Figure C-10:




Figure C-10 Markov model of a system with k components where each component has one failure mode

The quantification of the cutset $C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}$ for $j_k \neq 0$ and $j_{k+1} = \cdots = j_M = 0$ using the Markov model from Figure C-10 becomes

$$P_{C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}}(s) \Bigg|_{\substack{j_k \neq 0 \\ j_{k+1}=0 \\ \vdots \\ j_M=0}} = \frac{\lambda_{(i_1, j_1)} \lambda_{(i_2, j_2)} \cdots \lambda_{(i_k, j_k)}}{s(s + \lambda_{(i_1, j_1)})(s + \lambda_{(i_2, j_2)}) \cdots (s + \lambda_{(i_k, j_k)})} \quad (\text{C-16})$$

If all the poles of Equation (C-16) differ, the time-domain solution is obtained in the same way as indicated in Equation (C-14). However, the inverse Laplace transform in Equation (C-16) will not be straightforward if multiple identical poles of Equation (C-16) exist. It is assumed that the Laplace transform in Equation (C-16) has poles of multiplicity $\nu_l, l = 1, 2, \dots, k$. A general well-known time domain solution of Equation (C-16) is

$$P_{C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}}(t) \Bigg|_{\substack{j_k \neq 0 \\ j_{k+1}=0 \\ \vdots \\ j_M=0}} = \sum_{l=1}^k e^{-\lambda_{(i_l, j_l)} t} \sum_{r=1}^{\nu_l} c_{lr} \frac{t^{r-1}}{(r-1)!}$$

with $c_{lr} = \frac{1}{(\nu_l - r)!} \left\{ \frac{d^{(\nu_l - r)}}{ds^{(\nu_l - r)}} [P_{C_{(i_1, j_1)} C_{(i_2, j_2)} \cdots C_{(i_M, j_M)}}(s)(s + \lambda_{(i_l, j_l)})^{\nu_l}] \right\}_{s=-\lambda_{(i_l, j_l)}}$. Although the formula is simple, its implementation is not straightforward. Usually, inverse Laplace transform is solved numerically using, e.g., the Gaver-Stehfest algorithm [Abate 1992]. An implementation of the Gaver-Stehfest algorithm using Matlab is given in [Srigutomo 2006].

C.2.5 A Numerical Example of a Four Components System

Here, an example is presented by assuming a system with four components, each having two failure modes. For simplicity, the components are represented by A , B , C , and D with subscript 1 and 2 indicating the two failure modes. Also, only the portion of the Markov model is shown in Figure C-11.




Figure C-11 Markov model of a system with four independent components

The following notations are introduced: $C_{(1,j)} = A$, $C_{(2,j)} = B$, $C_{(3,j)} = C$, $C_{(4,j)} = D$ with $j = 1, 2$. Obviously, $M = 4$ and $N_1 = N_2 = N_3 = N_4 = 2$. The system state $B_1A_1D_2C$ thus becomes $C_{(2,1)}C_{(1,1)}C_{(4,2)}C_{(3,0)}$. Therefore, $i_1 = 2$, $i_2 = 1$, $i_3 = 4$, $i_4 = 3$, $j_1 = 1$, $j_2 = 1$, $j_3 = 2$, and $j_4 = 0$, which can be substituted into Equation (C-8) to produce

$$\begin{aligned}
 P_{C_{(i_1,j_1)}C_{(i_2,j_2)}\cdots C_{(i_M,j_M)}}(s) &= \frac{\lambda_{(i_1,j_1)}\lambda_{(i_2,j_2)}\cdots\lambda_{(i_k,j_k)}}{(s + \sum_{u=1}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})\cdots(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ \vdots \\ u \neq i_k}}^M \sum_{v=1}^{N_u} \lambda_{(u,v)})} \\
 &= \frac{\lambda_{(i_1,j_1)}\lambda_{(i_2,j_2)}\lambda_{(i_3,j_3)}}{(s + \sum_{u=1}^4 \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1}}^4 \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2}}^4 \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u=1 \\ u \neq i_1 \\ u \neq i_2 \\ u \neq i_3}}^4 \sum_{v=1}^{N_u} \lambda_{(u,v)})
 \end{aligned}$$

$$\begin{aligned}
&= \frac{\lambda_{(2,1)} \lambda_{(1,1)} \lambda_{(4,2)}}{(s + \sum_{u=1}^4 \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{u \neq 2}^4 \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u \neq 2 \\ u \neq 1}}^4 \sum_{v=1}^{N_u} \lambda_{(u,v)})(s + \sum_{\substack{u \neq 2 \\ u \neq 1 \\ u \neq 4}}^4 \sum_{v=1}^{N_u} \lambda_{(u,v)})} \\
&= \frac{\lambda_{B_1} \lambda_{A_1} \lambda_{D_2}}{(s + \lambda_A + \lambda_B + \lambda_C + \lambda_D)(s + \lambda_A + \lambda_C + \lambda_D)(s + \lambda_C + \lambda_D)(s + \lambda_C)}
\end{aligned}$$

If system states with no more than three failures are of interest, the Markov model will no longer be expanded for states with four or more failures, i.e., $B_1 A_1 D_2 C_1$ and $B_1 A_1 D_2 C_2$ do not exist, and $B_1 A_1 D_2 C$ becomes an end state of the system. It is easy to demonstrate that

$$P_{B_1 A_1 D_2 C}(s) = \frac{\lambda_{B_1} \lambda_{A_1} \lambda_{D_2}}{(s + \lambda_A + \lambda_B + \lambda_C + \lambda_D)(s + \lambda_A + \lambda_C + \lambda_D)(s + \lambda_C + \lambda_D)s}$$

C.3 REFERENCES

[Abate 1992] Joseph Abate and Ward Witt, "The Fourier-series Method for Inverting Transforms of Probability Distributions," Queuing Systems, 10 (1992) 5-88.

[Srigutomo 2006] Wahyu Srigutomo, "Gaver-Stehfest Algorithm for Inverse Laplace Transform," 2006, available online at <http://www.mathworks.com/matlabcentral/fileexchange/loadFile.do?objectId=9987>.

BIBLIOGRAPHIC DATA SHEET

(See instructions on the reverse)

1. REPORT NUMBER
(Assigned by NRC, Add Vol., Supp., Rev.,
and Addendum Numbers, If any.)

NUREG/CR-6997
BNL-NUREG-90315-2009

2. TITLE AND SUBTITLE

Modeling a Digital Feedwater Control System Using Traditional Probabilistic Risk Assessment Methods

3. DATE REPORT PUBLISHED

MONTH	YEAR
September	2009

5. AUTHOR(S)

T.L. Chu, M. Yue, G. Martinez-Guridi, K. Mernick, and J. Lehner, BNL
A. Kuritzky, NRC

6. TYPE OF REPORT

Technical

8. PERFORMING ORGANIZATION - NAME AND ADDRESS (If NRC, provide Division, Office or Region, U.S. Nuclear Regulatory Commission, and mailing address; if contractor, provide name and mailing address.)

Brookhaven National Laboratory

P.O. Box 5000

Upton, NY 11973

7. PERIOD COVERED (Inclusive Dates)

9. SPONSORING ORGANIZATION - NAME AND ADDRESS (If NRC, type "Same as above"; if contractor, provide NRC Division, Office or Region, U.S. Nuclear Regulatory Commission, and mailing address.)

Division of Risk Analysis

Office of Nuclear Regulatory Research

U.S. Nuclear Regulatory Commission

Washington, D.C. 20555-0001

10. SUPPLEMENTARY NOTES

Alan Kuritzky, Project Manager

11. ABSTRACT (200 words or less)

The U.S. Nuclear Regulatory Commission is currently performing research on the development of probabilistic models for digital instrumentation and control systems for inclusion in nuclear plant probabilistic risk assessments. The desired goal of this research is to develop regulatory guidance for the use of risk information in regulatory decisions for new and operating reactors. This report documents the development of a reliability model of a digital feedwater control system using Markov methods supported by an automated failure modes and effects analysis (FMEA) tool. In general, the approach developed in this study should be applicable to both control and protection systems. Although the objective of this study is only to demonstrate the feasibility of the state-of-the-art of traditional methods and data, the development of the automated FMEA tool can be considered an enhancement to the state-of-the-art. Due to limitations in the scope of the study and the state-of-the-art, the current model is not suitable to support regulatory decision-making. Additional research is needed to further enhance the state-of-the-art, and potential areas of research are documented, for example, modeling of software failures.

12. KEY WORDS/DESCRIPTORS (List words or phrases that will assist researchers in locating the report.)

Digital system, digital instrumentation and control, digital I&C, probabilistic risk assessment ,PRA, digital system PRA, reliability models, digital system risk, digital I&C risk, digital system modeling, digital feedwater control system, DFWCS

13. AVAILABILITY STATEMENT

unlimited

14. SECURITY CLASSIFICATION

(This Page)

unclassified

(This Report)

unclassified

15. NUMBER OF PAGES

16. PRICE



Federal Recycling Program



UNITED STATES
NUCLEAR REGULATORY COMMISSION
WASHINGTON, DC 20555-0001

OFFICIAL BUSINESS